ISL54224IRUEVAL1Z INTERSIL [Intersil Corporation], ISL54224IRUEVAL1Z Datasheet
ISL54224IRUEVAL1Z
Related parts for ISL54224IRUEVAL1Z
ISL54224IRUEVAL1Z Summary of contents
Page 1
High-Speed USB 2.0 (480Mbps) Multiplexer with Overvoltage Protection (OVP) and Overvoltage Indicator Output ISL54224 The Intersil ISL54224 is a single supply dual 2:1 multiplexer that can operate from a single 2.7V to 5.25V supply. It contains two SPDT (Single Pole/Double ...
Page 2
Pin Configuration ISL54224 (10 LD 1.8X1.4 µTQFN) TOP VIEW HSD1+ HSD1 OE/ALM 4MΩ VDD 9 OVP SEL 10 4MΩ HSD2- HSD2+ NOTE: 1. Switches Shown for SEL = Logic “1” and OE/ALM = Logic “1”. ...
Page 3
... T9 ISL54224IRUZ-T7A (Notes ISL54224IRTZ (Note 4) 4224 ISL54224IRTZ-T (Notes 2, 4) 4224 ISL54224IRUEVAL1Z Evaluation Board 2. Please refer to TB347 for details on reel specifications. 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 4
Absolute Maximum Ratings VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 6.5V VDD ...
Page 5
Electrical Specifications - 2.7V to 5.25V Supply PARAMETER Power OFF Leakage Current SEL = OE/ALM = Power OFF Logic Current 0V, SEL = OE/ALM = 5.25V DD ...
Page 6
Electrical Specifications - 2.7V to 5.25V Supply PARAMETER COM ON Capacitance 240MHz OE/ALM = V DX(ON) POWER SUPPLY CHARACTERISTICS Power Supply Range Positive Supply Current 5.25V, SEL = ...
Page 7
Test Circuits and Waveforms VDD LOGIC 50% INPUT 0V t OFF SWITCH V INPUT INPUT 90% SWITCH OUTPUT Logic input waveform is inverted for switches that have the opposite logic sense. FIGURE 1A. MEASUREMENT POINTS VDD LOGIC ...
Page 8
Test Circuits and Waveforms OE/ALM HSDxx IMPEDANCE ANALYZER Dx GND Repeat test for all switches. FIGURE 4. CAPACITANCE TEST CIRCUIT t ri 90% 50% 10% DIN+ t skew_i DIN- 90% 50% 10 90% 10% 50% OUT+ ...
Page 9
Application Block Diagram ISL54224 SEL VBUS GND Detailed Description The ISL54224 device is a dual single pole/double throw (SPDT) analog switch configured as a DPDT that operates from a single DC power supply in the range ...
Page 10
The HSx switches can also pass USB full-speed signals (12Mbps) with minimal distortion and meet all the USB requirements for USB 2.0 full-speed signaling. See Figure 21 in the “Typical Performance Curves” on page 14 for USB Full-speed Eye Pattern ...
Page 11
For lowest power consumption you should use the lowest V supply 0.01µF or 0.1µF decoupling capacitor should be connected from the VDD pin to ground to filter out any power supply noise from entering the part. The capacitor ...
Page 12
Typical Performance Curves 6 17mA COM 6.4 2.7V 6.3 6.2 6.1 3.0V 6.0 3.3V 5.9 3.6V 4.3V 5.8 5.25V 5.7 5.6 0 0.1 0.2 V (V) COM FIGURE 9. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE 12 I ...
Page 13
Typical Performance Curves 2. 17mA COM +85° -40° 0.6 1.2 1.8 V (V) COM FIGURE 15. ON-RESISTANCE vs SWITCH VOLTAGE 1.6 -40°C TO +85°C 1.4 V INH ...
Page 14
Typical Performance Curves V = 3.3V DD FIGURE 20. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH FIGURE 21. EYE PATTERN: 12Mbps WITH USB SWITCHES IN THE SIGNAL PATH 14 ISL54224 T = +25°C, Unless Otherwise Specified (Continued) ...
Page 15
Typical Performance Curves 50Ω 0dBm, 0.86VDC BIAS IN 1M 10M FREQUENCY (Hz) FIGURE 22. FREQUENCY RESPONSE - 50Ω 0dBm, 0.2VDC BIAS -20 IN -30 ...
Page 16
Revision History The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. DATE REVISION 6/7/10 FN6969.0 Initial Release. Products Intersil ...
Page 17
Package Outline Drawing L10.1.8x1.4A 10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 3/10 1. 0.10 2X TOP VIEW (9 X 0.60) (10X 0.20) 3 (4X 0.30 TYPICAL RECOMMENDED LAND PATTERN 17 ISL54224 ...
Page 18
Thin Dual Flat No-Lead Plastic Package (TDFN INDEX AREA TOP VIEW C SIDE VIEW SEATING PLANE D2 7 (DATUM B) D2 INDEX AREA (DATUM N ...