LFEC LATTICE [Lattice Semiconductor], LFEC Datasheet - Page 17

no-image

LFEC

Manufacturer Part Number
LFEC
Description
LatticeECP/EC Family Data Sheet
Manufacturer
LATTICE [Lattice Semiconductor]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LFEC10E
Manufacturer:
LATTICE
Quantity:
19
Part Number:
LFEC10E-3F256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Company:
Part Number:
LFEC10E-3F256C
Quantity:
100
Part Number:
LFEC10E-3F256I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3F484C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3F484I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
Part Number:
LFEC10E-3FN484C
Manufacturer:
EVERSP
Quantity:
26
Part Number:
LFEC10E-4FN256C
Manufacturer:
Lattice
Quantity:
135
Lattice Semiconductor
Figure 2-16. Memory Core Reset
For further information on sysMEM EBR block, please see the details of additional technical documentation at the
end of this data sheet.
sysDSP Block
The LatticeECP-DSP family provides a sysDSP block making it ideally suited for low cost, high performance Digital
Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response
(FIR) filters; Fast Fourier Transforms (FFT) functions, correlators, Reed-Solomon/Turbo/Convolution encoders and
decoders. These complex signal processing functions use similar building blocks such as multiply-adders and mul-
tiply-accumulators.
sysDSP Block Approach Compare to General DSP
Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with
fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by
higher clock speeds. The LatticeECP, on the other hand, has many DSP blocks that support different data-widths.
This allows the designer to use highly parallel implementations of DSP functions. The designer can optimize the
DSP performance vs. area by choosing appropriate level of parallelism. Figure 2-17 compares the serial and the
parallel implementations.
GSRN
RSTA
RSTB
Programmable Disable
Memory Core
2-14
Output Data
L
L
D
D
Latches
CLR
CLR
SET
SET
Q
Q
LatticeECP/EC Family Data Sheet
Port A[17:0]
Port B[17:0]
Architecture

Related parts for LFEC