HIP6500CB Intersil Corporation, HIP6500CB Datasheet

HIP6500CB

Manufacturer Part Number

HIP6500CB

Description

Multiple Linear Power Controller with ACPI Control Interface

Manufacturer

Intersil Corporation

Datasheet

1.HIP6500CB.pdf (15 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

HIP6500CB

Manufacturer:

HARRIS

Quantity:

Company:

Meier Automation Equipment Co., Limited

Part Number:

HIP6500CB

Manufacturer:

INTERSIL

Quantity:

20 000

Current page: 1 of 15
Download datasheet (156Kb)

Multiple Linear Power Controller with

ACPI Control Interface

The HIP6500 complements either an HIP6020 or an HIP6021

in ACPI-compliant designs for microprocessor and computer

applications. The IC integrates two linear controllers and two

regulators, switching, monitoring and control functions into a

20-pin SOIC package. One linear controller generates the

3.3V

powering the PCI slots through an external pass transistor

during sleep states (S3, S4/S5). A second transistor is used to

switch in the ATX 3.3V output for operation during S0 and

S1/S2 (active) operating states. The second linear controller

supplies the computer system’s 2.5V/3.3V memory power

through an external pass transistor in active states. During S3

state, an integrated pass transistor supplies the 2.5V/3.3V

sleep power. A third controller powers up the 5V

switching in the ATX 5V output in active states, and the ATX

5VSB in sleep states. The two internal regulators consist of a

low current 3.3V sleep output and a dedicated, noise-free 2.5V

clock chip supply. The HIP6500’s operating mode (active

outputs or sleep outputs) is selectable through two digital

control pins, S3 and S5. Further control of the logic governing

activation of different power states is offered through two

configuration pins, EN3VDL and EN5VDL. In active state, the

3.3V

MOSFET to connect the output directly to the 3.3V input

supplied by an ATX (or equivalent) power supply, for minimal

losses. In sleep state, power delivery on the 3.3V

transferred to an NPN transistor, also external to the controller.

Active state power delivery for the 2.5/3.3V

performed through an external NPN transistor, or an NMOS

switch for the 3.3V setting. In sleep state, conduction on this

output is transferred to an internal pass transistor. The 5V

output is powered through two external MOS transistors. In

sleep states, a PMOS (or PNP) transistor conducts the current

from the ATX 5VSB output; while in active state, current flow is

transferred to an NMOS transistor connected to the ATX 5V

output. Similar to the 3.3V

S5 pins, but that of the EN5VDL pin as well. The 3.3V

internal regulator is active for as long as the ATX 5VSB voltage

is applied to the chip, and derives its output current from the

5VSB pin. The 2.5V

S1/S2, and uses the 3V3 pin as input source for its internal

pass element.

Ordering Information

HIP6500CB

HIP6500EVAL1

PART NUMBER

DUAL

output is dictated not only by the status of the S3 and

voltage plane from the ATX supply’s 5VSB output,

linear regulator uses an external N-Channel pass

CLK

Evaluation Board

RANGE (

TEMP.

0 to 70

output is only active during S0 and

DUAL

output, the operation of the

20 Ld SOIC

Data Sheet

PACKAGE

MEM

DUAL

output is

DUAL

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.

M20.3

plane by

output is

PKG.

NO.

DUAL

Features

• Provides 5 ACPI-Controlled Voltages

• Excellent Output Voltage Regulation

• Small Size

• Selectable Memory Output Voltage Via FAULT/MSEL Pin

• Under-Voltage Monitoring of All Outputs with Centralized

Applications

• Motherboard Power Regulation for ACPI-Compliant

Pinout

1-888-INTERSIL or 321-724-7143

- 5V Active/Sleep (5V

- 3.3V Active/Sleep (3.3V

- 2.5V/3.3V Active/Sleep (2.5V

- 3.3V Always Present (3.3V

- 2.5V Clock (Active Only) (2.5V

- 3.3V

- 2.5V/3.3V

- 2.5V

- Very Low External Component Count

- 2.5V for RDRAM Memory

- 3.3V for SDRAM Memory

FAULT Reporting and Temperature Shutdown

Computers

State Only

Operational States (3.3V setting in sleep only)

December 1999

DUAL

CLK

3V3DLSB

EN5VDL

and 3.3V

VSEN2

3V3SB

3V3DL

MEM

VCLK

Output: 2.0% Over Temperature; Sleep

5VSB

3V3

Output: 2.0% Over Temperature; Both

DUAL

TOP VIEW

Output: 2.0% Over Temperature

HIP6500

(SOIC)

DUAL

)

File Number

)

MEM

)

CLK

)

EN3VDL

5VDL

5VDLSB

DLA

FAULT/MSEL

DRV2

12V

GND

Intersil Corporation 1999

HIP6500

4774.1

Related parts for HIP6500CB

HIP6500CB Summary of contents

Page 1

... S0 and CLK S1/S2, and uses the 3V3 pin as input source for its internal pass element. Ordering Information TEMP. o PART NUMBER RANGE ( C) PACKAGE HIP6500CB SOIC HIP6500EVAL1 Evaluation Board 1 December 1999 Features • Provides 5 ACPI-Controlled Voltages - 5V Active/Sleep (5V - 3.3V Active/Sleep (3. ...

Page 2

Block Diagram 12V 12V MONITOR 10.2V/9.2V TO 5VSB EA3 + - TO UV 3V3SB DETECTOR FAULT/MSEL UV DETECTOR TO 5VSB COMPARATOR 3.75V - 5VDL GND 3V3DL 5V 3V3 3V3DLSB 5VSB 5VSB POR EA4 - ...

Page 3

Simpliﬁed Power System Diagram +5V IN +12V IN +5V SB +3. 3.3V DUAL 3.3V FAULT/MSEL SHUTDOWN SX 2 ENXVDL 2 Typical Application +5V IN +12V IN +5V SB +3. OUT1 3. OUT1 ...

Page 4

Absolute Maximum Ratings Supply Voltage +7.0V 5VSB 12V. . ...

Page 5

Electrical Speciﬁcations Recommended Operating Conditions, Unless Otherwise Noted Refer to Figures 1, 2 and 3 (Continued) PARAMETER 3.3V LINEAR REGULATOR (V DUAL OUT3 Sleep State Regulation 3V3DL Nominal Voltage Level 3V3DL Undervoltage Rising Threshold 3V3DL Undervoltage Hysteresis 3V3DLSB Output Drive ...

Page 6

Functional Pin Description 3V3 (Pin 7) Connect this pin to the ATX 3.3V output. This pin provides the output current for the 2V5CLK pin, and is monitored for power quality. 5VSB (Pin 2) Provide a very well de-coupled 5V bias ...

Page 7

This pin is the output of the internal 3. This internal regulator operates continuously for as OUT1 long as the 5VSB bias voltage is applied to the HIP6500. This pin is monitored for under-voltage events. ...

Page 8

Functional Timing Diagrams Figures 4 through 8 are timing diagrams, detailing the power up/down sequences of all three outputs in response to the status of the enable (EN3VDL, EN5VDL) and sleep-state pins (S3, S5), as well as the status of ...

Page 9

S3 S5 12V INTERNAL VSEN2 DEVICE DRV2 VSEN2 3V3SB VCLK FIGURE 8. 2.5/3.3V , 3.3V AND VCLK TIMING DIAGRAM MEM SB Soft-Start Circuit SOFT-START INTO SLEEP STATES (S3, S4/S5) The 5VSB POR function initiates the soft-start sequence. An internal ...

Page 10

SOFT-START INTO ACTIVE STATES (S0, S1) If both S3 and S5 are logic high at the time the 5VSB is applied, the HIP6500 will assume active state wake-up and keep off the controlled external transistors and the VCLK output until ...

Page 11

Application Guidelines Soft-Start Interval The 5VSB output of a typical ATX supply is capable of 725mA. During power- sleep state, it needs to provide sufﬁcient current to charge up all the output capacitors and simultaneously provide some amount ...

Page 12

IN + 5VSB 12V 12V 5VSB SS 5VDLSB HF1 5VDL C BULK1 3V3SB V OUT1 Q2 3V3DLSB C HIP6500 HF3 V OUT3 3V3DL DLA C 5V BULK3 VCLK VSEN2 Q3 DRV2 3V3 ...

Page 13

At the transition between active and sleep states, this phenomena could result in the 5VSB voltage dropping below the POR level (typically 4.1V) and temporarily disabling the HIP6500. The solution to a potential problem such as this ...

Page 14

... MMBT2907AL. For detailed information on the circuit, including a Bill-of-Materials and circuit board description the see Application Note AN9862. OUT3 ), the 2.5V OUT2 CLK Also see Intersil Corporation’s web page voltage (V ) OUT5 (http://www.intersil.com) or Intersil AnswerFAX (321-724-7800) for the latest information 12V ...

Page 15

... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certiﬁcation. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords

HIP6500CB datasheet
HIP6500CB data sheet
HIP6500CB pdf datasheet
HIP6500CB component
HIP6500CB part
HIP6500CB distributor
HIP6500CB RoHS
HIP6500CB datasheet download