GS864418E-133 GSI [GSI Technology], GS864418E-133 Datasheet
GS864418E-133
Related parts for GS864418E-133
GS864418E-133 Summary of contents
Page 1
... DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure this SRAM for either mode of operation using the SCD mode input. Byte Write and Global Write ...
Page 2
BGA—x18 Commom I/O—Top View (Package DDQ D NC DQB V DDQ E NC DQB V DDQ F NC DQB V DDQ G NC ...
Page 3
BGA—x36 Common I/O—Top View DQPC NC V DDQ D DQC DQC V DDQ E DQC DQC V DDQ F DQC DQC V DDQ G DQC DQC V ...
Page 4
GS864418/36E-xxxV 165-Bump BGA Pin Description Symbol Type I — ...
Page 5
Register A0– LBO ADV CK ADSC ADSP Power Down ZZ Control Note: Only x36 version shown for simplicity. Rev: 1.05 6/2006 Specifications ...
Page 6
Mode Pin Functions Mode Name Burst Order Control Output Register Control Power Down Control Single/Dual Cycle Deselect Control FLXDrive Output Impedance Control Note: There are pull-up devices on the ZQ, SCD, and FT pins and a pull-down device on the ...
Page 7
Byte Write Truth Table Function GW Read H Read H Write byte a H Write byte b H Write byte c H Write byte d H Write all bytes H Write all bytes L Notes: 1. All byte outputs are ...
Page 8
Synchronous Truth Table Operation Address Used Deselect Cycle, Power Down Read Cycle, Begin Burst Read Cycle, Begin Burst Write Cycle, Begin Burst Read Cycle, Continue Burst Read Cycle, Continue Burst Write Cycle, Continue Burst Write Cycle, Continue Burst Read Cycle, ...
Page 9
Notes: 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low. 2. The upper portion of the diagram assumes active use of only the Enable (E1) and Write (B that ADSP is tied ...
Page 10
Notes: 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use Use of “Dummy Reads” (Read Cycles with G High) may be used to make the transition from read cycles ...
Page 11
Absolute Maximum Ratings (All voltages reference Symbol Voltage on V DDQ V I/O V Voltage on Other Input Pins IN I Input Current on Any Pin IN I Output Current on Any I/O ...
Page 12
V & V Range Logic Levels DDQ2 DDQ1 Parameter V Input High Voltage DD V Input Low Voltage DD Notes: 1. The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifica- tions ...
Page 13
AC Test Conditions Parameter Input high level Input low level Input slew rate Input reference level Output reference level Output load Notes: 1. Include scope and jig capacitance. 2. Test conditions as specified with output loading as shown in Fig. ...
Page 14
Rev: 1.05 6/2006 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. 14/32 Preliminary GS864418/36E-xxxV © 2003, GSI Technology ...
Page 15
AC Electrical Characteristics Parameter Symbol Clock Cycle Time Clock to Output Valid Clock to Output Invalid Pipeline Clock to Output in Low-Z Setup time Hold time Clock Cycle Time Clock to Output Valid Clock to Output Invalid Flow Through Clock ...
Page 16
Begin Read A Cont Single Read Single Read CK ADSP tS tH ADSC tS ADV tS tH A0– Ba– tOE DQa–DQd Rev: 1.05 6/2006 Specifications cited ...
Page 17
Begin Read A Cont tKH tKH CK ADSP tS tH ADSC tS tH ADV tS tH A0– Ba– and E3 only sampled with ADSC tOE ...
Page 18
Begin Read A Cont CK ADSP tS tH ADSC tS ADV tS tH Ao– Ba– tOE DQa–DQd Hi-Z Rev: 1.05 6/2006 Specifications cited are subject ...
Page 19
Begin Read A Cont tKH tKH CK ADSP tS tH ADSC tH tS ADV tS tH Ao– Ba– and E3 only sampled with ADSP and ADSC ...
Page 20
... During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time. ...
Page 21
JTAG Pin Descriptions Pin Pin Name I/O Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate TCK Test Clock In from the falling edge of TCK. The TMS input is sampled ...
Page 22
TDI TMS TCK Identification (ID) Register The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded ...
Page 23
Tap Controller Instruction Set Overview There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in ...
Page 24
SAMPLE/PRELOAD SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into ...
Page 25
JTAG TAP Instruction Set Summary Instruction Code EXTEST 000 Places the Boundary Scan Register between TDI and TDO. IDCODE 001 Preloads ID Register and places it between TDI and TDO. Captures I/O ring contents. Places the Boundary Scan Register between ...
Page 26
JTAG Port Recommended Operating Conditions and DC Characteristics (1.8/2.5 V Version) Parameter 1.8 V Test Port Input Low Voltage 2.5 V Test Port Input Low Voltage 1.8 V Test Port Input High Voltage 2.5 V Test Port Input High Voltage ...
Page 27
... TCK TDI TMS TDO Parallel SRAM input JTAG Port AC Electrical Characteristics Parameter Symbol TCK Cycle Time tTKC TCK Low to TDO Valid tTKQ TCK High Pulse Width tTKH TCK Low Pulse Width tTKL TDI & TMS Set Up Time tTS TDI & TMS Hold Time ...
Page 28
Package Dimensions—165-Bump FPBGA (Package E) A1 CORNER TOP VIEW SEATING PLANE C Rev: 1.05 ...
Page 29
... GS864436E-150 GS864436E-133 GS864418E-250I GS864418E-225I GS864418E-200I GS864418E-166I GS864418E-150I GS864418E-133I GS864436E-250I GS864436E-225I GS864436E-200I GS864436E-166I GS864436E-150I GS864436E-133I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS864418B-150IB. ...
Page 30
... Ordering Information for GSI Synchronous Burst RAMs (Continued) 1 Org Part Number GS864418E-250 GS864418E-225V GS864418E-200V GS864418E-166V GS864418E-150V GS864418E-133V GS864436E-250V GS864436E-225V GS864436E-200V GS864436E-166V GS864436E-150V GS864436E-133V GS864418E-250IV GS864418E-225IV GS864418E-200IV ...
Page 31
... Ordering Information for GSI Synchronous Burst RAMs (Continued) 1 Org Part Number GS864418E-150IV GS864418E-133IV GS864436E-250IV GS864436E-225IV GS864436E-200IV GS864436E-166IV GS864436E-150IV GS864436E-133IV Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS864418B-150IB. ...
Page 32
... Sync SRAM Data Sheet Revision History DS/DateRev. Code: Old; New 8644Vxx_r1 8644Vxx_r1; 8644Vxx_r1_01 8644Vxx_r1_01; 8644Vxx_r1_02 8644Vxx_r1_02; 8644Vxx_r1_03 8644Vxx_r1_03; 8644Vxx_r1_04 8644Vxx_r1_04; 8644xx_V_r1_05 Rev: 1.05 6/2006 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Types of Changes Format or Content • ...