ISL658090EVAL1 INTERSIL [Intersil Corporation], ISL658090EVAL1 Datasheet
ISL658090EVAL1
Related parts for ISL658090EVAL1
ISL658090EVAL1 Summary of contents
Page 1
Data Sheet Integrated Power Stage Processors that operate above 1GHz require fast, intelligent power systems. The ISL6580 Integrated Power Stage is a High Side FET/driver combination that provides high current capability per converter phase at high switching frequency. The ...
Page 2
Block Diagram Typical Power Stage Schematic 2 ISL6580 ...
Page 3
Typical Application 3.3 V 1.8 V VDD_IO VDD_CORE ERR SOC VID[0:5] SCLK SDATA PWRGD SYSCLK OUTEN PWM IDIG NDRIVE ARX ATX ISL6590 ATRH ATRL OSC_IN OSC_OUT PWM IDIG NDRIVE TEST1 TEST2 TEST3 TEST4 MDO MDI MCS MCLK PWM IDIG NDRIVE ...
Page 4
Functional Pin Description PIN # NAME I/O TYPE 1 SDATA I/O 3.3V CMOS Digital I/O; serial data line that carries configuration and monitoring information to and from the Intersil 2 PWM I 3.3V CMOS Digital input; pulse width modulation input ...
Page 5
Functional Pin Description PIN # NAME I/O TYPE 33 VSW O HV ANALOG Drain of high side PFET. When the PWM signal is high and no fault condition, VCC is switched to VSW 34 VSW O HV ANALOG Drain of ...
Page 6
Absolute Maximum Ratings ...
Page 7
Electrical Specifications V = 3.3VDC 25°C Unless Otherwise Specified (Continued) A PARAMETER LOGIC SIGNAL EXPECTED RANGES (PWM, SCLK, SDATA, SOC, CLK, NDRIVE) HIGH voltage Logic Level HIGH Voltage Range LOW voltage Logic Level LOW Voltage Range ...
Page 8
Electrical Specifications V = 3.3VDC 25°C Unless Otherwise Specified (Continued) A PARAMETER (Output = I = 7-bit serial signal, first bit = START bit, 6 bit current word length (MSB first), 66MHz clock frequency) DIG CURRENT ...
Page 9
Electrical Specifications V = 3.3VDC 25°C Unless Otherwise Specified (Continued) A PARAMETER ATRH (ACTIVE TRANSIENT RESPONSE HIGH) Step ATRH Step Range ATRH adjustment Range Default Address Register Default ATRL (ACTIVE TRANSIENT RESPONSE LOW) Step ATRL Step ...
Page 10
To understand the reduction of ripple current amplitude in the multi-phase circuit, examine the equation representing an individual channel’s peak-to-peak inductor current – OUT OUT I = ----------------------------------------------------- - ...
Page 11
Voltage Identification Codes (VID) V (V) VID4 VID3 VID2 VID1 OUT 0.8375 0.8500 0.8625 0.8750 0.8875 0.9000 0.9125 0.9250 ...
Page 12
V is the maximum output voltage at 0 load set VID or 6 bit binary input to the voltage regulator called VID (Voltage ID). For VRD10, VID = 100011 indicates V = 1.000V. The slope ...
Page 13
FIGURE 8. INTERNAL STRUCTURE OF THE ISL6580 POWER STAGE A sample of the peak current through the MOSFET is taken each clock cycle, converted to a digital signal, and sent to the controller. The master oscillator frequency inside the Intersil ...
Page 14
Above the resonant frequency of the output LC filter (10kHz in this case) the gain falls at a rate of 40dB/decade and the phase shift approaches –180 degrees frequency above the F = 1/(2ðC*ESR) = 500kHz in this ...
Page 15
FIGURE 16. DESIGN PARAMETER INPUT WINDOW FIGURE 17. SMALL SIGNAL DESIGN WINDOW 15 ISL6580 FIGURE 18. BODE PLOT F = Frequency of first zero Frequency of second zero Gain * frequency of first pole ...
Page 16
Compensation Methodology Due to the user interface software interface very easy to change the frequency compensation and see the resulting performance on a scope or network analyzer. Transient response is viewed by applying a transient load and monitoring ...
Page 17
FIGURE 22. ILLUSTRATION OF ATR AND NON-ATR PHASE AND TOTAL CURRENT ATRL threshold ATRL threshold VID VID V V out out ATRH threshold ATRH threshold ...
Page 18
ATRL ATRL ATRL ATRH ATRH ATRH NFET NFET NFET NFET NFET NFET i+1 i+1 i+1 PFET PFET PFET PFET PFET PFET i+1 i+1 i+1 NDRIVE NDRIVE NDRIVE NDRIVE NDRIVE NDRIVE i+1 ...
Page 19
FIGURE 26. BLOCK DIAGRAM OF PEAK CURRENT LIMITING The second way of responding to a Current Over Load is performed in the ISL6590 controller. If the sum of the average currents in all phases exceeds the Over Current Limit for ...
Page 20
OUT_EN or power to the ISL6590 is cycled. The threshold has hysteresis to eliminate oscillation. When V is low (below 7V), a bit in the status CC register is set high rises from ...
Page 21
Iave -- - ∆I ( )where: = --------------------- - + Ipeak 2 Phases ( )Ton – Vin Vout ∆I = --------------------------------------------- L Vout 1 = ------------ - , -- - Ton DTp Tp Vin F All ...
Page 22
FIGURE 34. POWER DISSIPATION FOR STATIC AND DYNAMIC OPERATION The key characteristic for the low side MOSFET is the DC Rdson resistance important to get a very low Rdson value for the low side FET. For the high ...
Page 23
The turn off of the MOSFET is fundamentally the same as the turn on in reverse order (Figure 36). V level required to maintain the drain current (beginning of t4). At that point, V begins to rise at a rate ...
Page 24
The larger the die size, the higher the part costs but more effective heat flux occurs. A smaller die size can be used with a larger heat sink ...
Page 25
High Side FET. Figure 40 shows the waveform at the switch node with and without a Schottky diode ttky Dio ttk y Dio ...
Page 26
This provides a predicted average current per power stage (Figure 42). If any individual power stage reaches this over current protection level, the VRM shuts down and reports an over current fault condition. This protection feature can be disabled ...
Page 27
ESR and the ESL of the output capacitor can be substantial, as expressed below − ∆ ≈ ESL ESR in in out out ...
Page 28
DRIVE Maximum Recommended LS FET Gate Capacitance 20.0 18.0 16.0 14.0 12.0 10.0 8.0 6.0 4.0 2.0 0.0 200 400 600 Frequency [KHz] FIGURE 45. MAXIMUM GATE ...
Page 29
User Interface Software The configuration of the ISL6590 controller and the ISL6580 power stages can be adjusted using Primarion ( ) PowerCode tm user interface software (provided by Intersil Pull Down Menus Click on Text for Descriptions 29 ISL6580 and ...
Page 30
Suggested PC Board Footprint The drawing below is for reference only. Pad and solder mask geometries should be optimized for specific PCB manufacturing and assembly processes recommended Second Source Information Primarion Part # Package Part # PX3510 56 ...
Page 31
Quad Flat No-Lead Plastic Package (QFN) Micro Lead Frame Plastic Package (MLFP D INDEX AREA 0. TOP VIEW 0. SEATING SIDE VIEW PLANE ...