EDD2516AKTA-7A ELPIDA [Elpida Memory], EDD2516AKTA-7A Datasheet - Page 39

no-image

EDD2516AKTA-7A

Manufacturer Part Number
EDD2516AKTA-7A
Description
256M bits DDR SDRAM
Manufacturer
ELPIDA [Elpida Memory]
Datasheet
EDD2516AKTA
DM Control
DM can mask input data. In ×16 products, UDM and LDM can mask the upper and lower byte of input data,
respectively. By setting DM to Low, data can be written. When DM is set to High, the corresponding data is not
written, and the previous data is held. The latency between DM input and enabling/disabling mask function is 0.
t1
t2
t3
t4
t5
t6
DQS
DQ
Mask
Mask
DM
Write mask latency = 0
DM Control
Preliminary Data Sheet E0303E40 (Ver. 4.0)
39

Related parts for EDD2516AKTA-7A