S9S12G96F0MLH Freescale Semiconductor, S9S12G96F0MLH Datasheet - Page 247

no-image

S9S12G96F0MLH

Manufacturer Part Number
S9S12G96F0MLH
Description
16-bit Microcontrollers - MCU 16BIT 96K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G96F0MLH

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
96 KB
Data Ram Size
8192 B
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-64
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G96F0MLH
Manufacturer:
FREESCALE
Quantity:
3 300
Part Number:
S9S12G96F0MLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G96F0MLH
Manufacturer:
FREESCALE
Quantity:
3 300
2.5
2.5.1
Each pin except BKGD can act as general-purpose I/O. In addition most pins can act as an output or input
of a peripheral module.
2.5.2
A set of configuration registers is common to all ports with exception of the ADC port
registers can be written at any time, however a specific configuration might not become active.
Example: Selecting a pullup device. This device does not become active while the port is used as a
push-pull output.
2.5.2.1
This register holds the value driven out to the pin if the pin is used as a general-purpose I/O.
Writing to this register has only an effect on the pin if the pin is used as general-purpose output. When
reading this address, the buffered state of the pin is returned if the associated data direction register bit is
set to 0.
If the data direction register bits are set to 1, the contents of the data register is returned. This is independent
of any other configuration
2.5.2.2
This register is read-only and always returns the buffered state of the pin
Freescale Semiconductor
PIM Ports - Functional Description
1
Port
Each cell represents one register with individual configuration bits
General
Registers
AD
C
D
M
A
B
E
T
S
P
J
Data Register (PORTx, PTx)
Input Register (PTIx)
(Portx,
Data
PTx)
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
(Figure
(PTIx)
Input
yes
yes
yes
yes
yes
yes
-
-
-
-
-
MC9S12G Family Reference Manual, Rev.1.23
Table 2-91. Register availability per port
2-64).
Direction
(DDRx)
Data
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
yes
Enable
(PERx)
Pull
yes
yes
yes
yes
yes
yes
yes
Polarity
(PPSx)
Select
yes
yes
yes
yes
yes
yes
-
-
-
-
-
Or Mode
(WOMx)
Wired-
yes
yes
-
-
-
-
-
-
-
-
-
1
(Figure
Port Integration Module (S12GPIMV1)
Interrupt
Enable
(PIEx)
yes
yes
yes
-
-
-
-
-
-
-
-
2-64).
Interrupt
(Table
(PIFx)
Flag
yes
yes
yes
-
-
-
-
-
-
-
-
2-91). All
249

Related parts for S9S12G96F0MLH