S9S12G48F1VLC Freescale Semiconductor, S9S12G48F1VLC Datasheet - Page 635

no-image

S9S12G48F1VLC

Manufacturer Part Number
S9S12G48F1VLC
Description
16-bit Microcontrollers - MCU 16 BIT 48K FLASH 4KB RAM
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12G48F1VLC

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
48 KB
Data Ram Size
2 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 125 C
Package / Case
LQFP-32
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12G48F1VLC
Manufacturer:
HUAJING
Quantity:
35 000
Part Number:
S9S12G48F1VLC
Manufacturer:
FREESCALE
Quantity:
5 000
Part Number:
S9S12G48F1VLC
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12G48F1VLC
Manufacturer:
FREESCALE
Quantity:
5 000
Chapter 19
Pulse-Width Modulator (S12PWM8B8CV2)
19.1
The Version 2 of S12 PWM module is a channel scalable and optimized implementation of S12
PWM8B8C Version 1. The channel is scalable in pairs from PWM0 to PWM7 and the available channel
number is 2, 4, 6 and 8. The shutdown feature has been removed and the flexibility to select one of four
clock sources per channel has improved. If the corresponding channels exist and shutdown feature is not
used, the Version 2 is fully software compatible to Version 1.
19.1.1
The scalable PWM block includes these distinctive features:
19.1.2
There is a software programmable option for low power consumption in wait mode that disables the input
clock to the prescaler.
In freeze mode there is a software programmable option to disable the input clock to the prescaler. This is
useful for emulation.
Wait:
Freeze:
Freescale Semiconductor
Up to eight independent PWM channels, scalable in pairs (PWM0 to PWM7)
Available channel number could be 2, 4, 6, 8 (refer to device specification for exact number)
Programmable period and duty cycle for each channel
Dedicated counter for each PWM channel
Programmable PWM enable/disable for each channel
Software selection of PWM duty pulse polarity for each channel
Period and duty cycle are double buffered. Change takes effect when the end of the effective period
is reached (PWM counter reaches zero) or when the channel is disabled.
Programmable center or left aligned outputs on individual channels
Up to eight 8-bit channel or four 16-bit channel PWM resolution
Four clock sources (A, B, SA, and SB) provide for a wide range of frequencies
Programmable clock select logic
Introduction
Features
Modes of Operation
The prescaler keeps on running, unless PSWAI in PWMCTL is set to 1.
The prescaler keeps on running, unless PFRZ in PWMCTL is set to 1.
MC9S12G Family Reference Manual, Rev.1.23
637

Related parts for S9S12G48F1VLC