LCMXO2-1200ZE-1TG100C Lattice, LCMXO2-1200ZE-1TG100C Datasheet - Page 20

• Manufacturer Part Number: LCMXO2-1200ZE-1TG100C
• Description: FPGA - Field Programmable Gate Array 1280 LUTs 80 I/O 1.2V -1 SPD
• Manufacturer: Lattice

Specifications of LCMXO2-1200ZE-1TG100C

• Rohs: yes
• Number Of I/os: 80
• Maximum Operating Frequency: 104 MHz
• Operating Supply Voltage: 1.2 V
• Maximum Operating Temperature: + 100 C
• Mounting Style: SMD/SMT
• Package / Case: TQFP-100
• Minimum Operating Temperature: + 85 C
• Operating Supply Current: 58 uA
• Factory Pack Quantity: 90

Figure 2-12. MachXO2 Input Register Block Diagram (PIO on Left, Top and Bottom Edges)
Right Edge
The input register block on the right edge is a superset of the same block on the top, bottom, and left edges. In
addition to the modes described above, the input register block on the right edge also supports DDR memory
mode.
In DDR memory mode, two registers are used to sample the data on the positive and negative edges of the modi-
fied DQS (DQSR90) in the DDR Memory mode creating two data streams. Before entering the core, these two data
streams are synchronized to the system clock to generate two data streams.
The signal DDRCLKPOL controls the polarity of the clock used in the synchronization registers. It ensures ade-
quate timing when data is transferred to the system clock domain from the DQS domain. The DQSR90 and
DDRCLKPOL signals are generated in the DQS read-write block.
Figure 2-13. MachXO2 Input Register Block Diagram (PIO on Right Edge)
Output Register Block
The output register block registers signals from the core of the device before they are passed to the sysIO buffers.
Left, Top, Bottom Edges
In SDR mode, D0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-type
register or latch.
DQSR90
SCLK
D
SCLK
D
Programmable
Delay Cell
Programmable
Delay Cell
D
DDRCLKPOL
Q
Q0
D
D
Q
Q
D
Q0
Q1
2-16
Q
Q1
D
D
Q
Q
S1
S0
D
D
MachXO2 Family Data Sheet
Q
Q
D/L Q
D
Q
INDD
INCK
D/L Q
D
Q
INCK
INDD
Q1
Q0
Architecture
Q1
Q0