DS1821S Maxim Integrated Products, DS1821S Datasheet - Page 9

• Manufacturer Part Number: DS1821S
• Description: IC THERMOMETER/STAT PROG 8-SOIC
• Manufacturer: Maxim Integrated Products

Specifications of DS1821S

• Function: Thermometer, Thermostat
• Topology: Comparator, Register Bank
• Sensor Type: Internal
• Sensing Temperature: -55°C ~ 125°C
• Output Type: Digital
• Output Alarm: No
• Output Fan: No
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -55°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
• Full Temp Accuracy: +/- 1 C
• Digital Output - Bus Interface: Serial (1-Wire)
• Digital Output - Number Of Bits: 8 bit
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 55 C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

1-Wire BUS SYSTEM
The 1-Wire bus system uses a single bus master (i.e., a microprocessor) to control slave devices. The
DS1821 functions as a slave device when it is used in 1-Wire mode; however, since the DS1821 is not
addressable or multi-droppable, a single 1-Wire-mode DS1821 must be the only slave device on the bus.
All data and commands are transmitted least significant bit first over the 1-Wire bus.
The following discussion of the 1-Wire bus system is broken down into three topics: hardware
configuration, transaction sequence, and 1-Wire signaling (signal types and timing).
HARDWARE CONFIGURATION
The 1-Wire bus has by definition only a single data line. Each device (in this case, the master and one
DS1821) interfaces to the data line via an open drain or 3–state port. This allows each device to “release”
the data line when the device is not transmitting data so that the bus is available for use by the other
device. The 1-Wire port of the DS1821 (the DQ pin) is open drain with an internal circuit equivalent to
that shown in Figure 6.
The 1-Wire bus requires an external pullup resistor of approximately 5 kΩ; thus, the idle state for the 1-
Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be left in the idle
state if the transaction is to resume. Infinite recovery time can occur between bits so long as the 1-Wire
bus is in the inactive (high) state during the recovery period. If the bus is held low for more than 480 μs,
the DS1821 will be reset.
HARDWARE CONFIGURATION Figure 6
TRANSACTION SEQUENCE
The transaction sequence for accessing the DS1821 via the 1-Wire port is as follows:
• Initialization
• DS1821 Function Command
• Data Transmitted/Received
T
processor
R
X
X
Micro-
4.7K
V
R
T
DD
X
X
= TRANSMIT
= RECEIVE
1-wire bus
9 of 18
DQ
Pin
Typ.
5 μA
DS1821 1-WIRE PORT
MOSFET
100 Ω
T
R
X
X