OPTOCOUPLER LOG-OUT 1CHAN 8-DIP

HCPL-2602-000E

Manufacturer Part NumberHCPL-2602-000E
DescriptionOPTOCOUPLER LOG-OUT 1CHAN 8-DIP
ManufacturerAvago Technologies US Inc.
TypeLine Receiver
HCPL-2602-000E datasheet
 

Specifications of HCPL-2602-000E

Package / Case8-DIP (0.300", 7.62mm)Voltage - Isolation3750Vrms
Input TypeAC, DCVoltage - Supply4.5 V ~ 5.5 V
Operating Temperature0°C ~ 70°CMounting TypeThrough Hole
Isolation Voltage3750 VrmsMaximum Continuous Output Current50 mA
Maximum Fall Time0.01 usMaximum Forward Diode Current60 mA
Output DeviceIntegrated Photo ICConfiguration1 Channel
Maximum Baud Rate10 MBdMaximum Forward Diode Voltage2.7 V
Maximum Reverse Diode Voltage0.95 VMaximum Power Dissipation40 mW
Maximum Operating Temperature+ 70 CMinimum Operating Temperature0 C
Number Of Elements1Output TypeOpen Collector
Baud Rate10MbpsForward Voltage2.7V
Forward Current60mAOutput Current50mA
Package TypePDIPOperating Temp Range0C to 70C
Power Dissipation40mWPropagation Delay Time75ns
Pin Count8MountingThrough Hole
Reverse Breakdown Voltage0.95VOperating Temperature ClassificationCommercial
No. Of Channels1Optocoupler Output TypeLogic Gate
Input Current60mAOutput Voltage5.5V
Opto Case StyleDIPNo. Of Pins8
Input Current Max60mARohs CompliantYes
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names516-1662-5
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 1/16

Download datasheet (465Kb)Embed
Next
HCPL-2602, HCPL-2612
High CMR Line Receiver Optocouplers
Data Sheet
Description
The HCPL-2602/12 are optically coupled line receivers
that combine a GaAsP light emitting diode, an input
current regulator and an integrated high gain photo
detector. The input regulator serves as a line
termination for line receiver applications. It clamps
the line voltage and regulates the LED current so line
reflections do not interfere with circuit performance.
The regulator allows a typical LED current of 8.5 mA
before it starts to shunt excess current. The output
of the detector IC is an open collector Schottky clamped
transistor. An enable input gates the detector. The
internal detector shield provides a guaranteed
common mode transient immunity specification of
1000 V/ms for the 2602, and 3500 V/ms for the 2612.
DC specifications are defined similar to TTL logic.
The optocoupler ac and dc operational parameters
are guaranteed from 0 C to 70 C allowing trouble-
free interfacing with digital logic circuits. An input
current of 5 mA will sink an eight gate fan-out (TTL)
at the output.
Functional Diagram
1
V
NC
8
IN+
2
7
V
V
IN–
3
6
GND
CATHODE
4
5
SHIELD
A 0.1 F bypass capacitor must be connected between pins 5 and 8.
CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to
prevent damage and/or degradation which may be induced by ESD.
Features
• 1000 V/ s minimum Common Mode Rejection (CMR) at
V
= 50 V for HCPL-2602 and 3.5 kV/ s minimum
CM
CMR at V
• Line termination included – no extra circuitry required
• Accepts a broad range of drive conditions
• LED protection minimizes LED efficiency degradation
• High speed: 10 MBd (limited by transmission line in
many applications)
• Guaranteed AC and DC performance over temperature:
0 C to 70 C
• External base lead allows “LED peaking” and LED
current adjustment
• Safety approval
UL recognized – 3750 V rms for 1 Minute
CSA approved
• MIL-PRF-38534 hermetic version available (HCPL-1930/1)
Applications
• Isolated line receiver
• Computer-peripheral interface
• Microprocessor system interface
• Digital isolation for A/D, D/A conversion
• Current sensing
• Instrument input/output isolation
• Ground loop elimination
• Pulse transformer replacement
• Power transistor isolation in motor drives
TRUTH TABLE
(POSITIVE LOGIC)
CC
LED
ENABLE
OUTPUT
ON
H
L
E
OFF
H
H
ON
L
H
O
OFF
L
H
ON
NC
L
OFF
NC
H
= 300 V for HCPL-2612
CM

HCPL-2602-000E Summary of contents

  • Page 1

    ... CAUTION advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. Features • 1000 V/ s minimum Common Mode Rejection (CMR for HCPL-2602 and 3.5 kV/ s minimum CM CMR at V • Line termination included – no extra circuitry required • Accepts a broad range of drive conditions • ...

  • Page 2

    ... Notes: 1. HCPL-2602/2612 devices include input current regulator kV/ s with can be achieved using Avago application circuit Enable is available for single channel products only, except for HCPL-193X devices. 2 8-Pin DIP (300 Mil) Small-Outline SO-8(400 Mil) Single Dual Single Channel Channel Channel ...

  • Page 3

    ... To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. Example 1: HCPL-2602-500E to order product of Gull Wing Surface Mount package in Tape and Reel packaging and RoHS compliant. Example 2: HCPL-2612 to order product of 300 mil DIP package in Tube packaging and non RoHS compliant. ...

  • Page 4

    Package Outline Drawings 8-Pin DIP Package 9.65 ± 0.25 (0.380 ± 0.010 XXXXZ YYWW 1 2 1.19 (0.047) MAX. 3.56 ± 0.13 (0.140 ± 0.005) 1.080 ± 0.320 (0.043 ± 0.013) 8-Pin DIP Package with Gull Wing ...

  • Page 5

    ... V DIN IEC 112/VDE 0303 Part 1 IIIa Material Group (DIN VDE 0110, 1/89, Table 1) Regulatory Information The HCPL-2602/2612 have been approved by the following organizations: UL Recognized under UL 1577, Component Recognition Program, File E55361. CSA ...

  • Page 6

    Absolute Maximum Ratings (No Derating Required Parameter Storage Temperature Operating Temperature Forward Input Current Reverse Input Current Input Current, Pin 4 Supply Voltage (1 Minute Maximum) Enable Input Voltage (Not to Exceed V more than 500 ...

  • Page 7

    Electrical Characteristics Over recommended temperature (T A Parameter Sym. High Level Output I OH Current Low Level Output V OL Voltage High Level Supply I CCH Current Low Level Supply I CCL Current High Level Enable I EH Current Low ...

  • Page 8

    ... EHL Time of Enable from Common Mode HCPL-2602 Transient | Immunity at High HCPL-2612 Output Level Common Mode HCPL-2602 Transient | Immunity at Low HCPL-2612 Output Level *All typicals Package Characteristics All Typicals Parameter Sym. Input-Output Momentary V ISO * Withstand Voltage Input-Output Resistance R Input-Output Capacitance C *The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled “ ...

  • Page 9

    Notes: 1. Bypassing of the power supply line is required, with a 0.1 F ceramic disc capacitor adjacent to each optocoupler as illustrated in Figure 15. Total lead length between both ends of the capacitor and the isolator pins should ...

  • Page 10

    I I PULSE GEN INPUT 3 MONITORING NODE GND *C IS APPROXIMATELY 15 pF WHICH INCLUDES L PROBE AND STRAY WIRING CAPACITANCE. ...

  • Page 11

    RISE FALL 300 L 290 350 350 ...

  • Page 12

    ... HCPL-2602/12 without the need for additional series or shunt resistors. If reversing line drive is used it may be desirable to use two HCPL- 2602/ external Schottky diode to optimize data rate. Polarity Non-Reversing Drive High data rates can be obtained with the HCPL-2602/12 with polarity non-reversing drive ...

  • Page 13

    Figure a. Polarity non-reversing. Figure b. Polarity reversing, single ended. Figure c. Polarity reversing, split phase. Figure d. Flip-flop configurations. ...

  • Page 14

    ... HCPL-2602/ connected directly to the driver terminals. Worst case drive conditions, however, would require current shunting to prevent overstress of the HCPL- 2602/12. Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system ...

  • Page 15

    I I 50 PSK Figure 16. Illustration of propagation delay skew - t 15 DATA INPUTS CLOCK DATA OUTPUTS CLOCK Figure 17. Parallel data transmission example. . PSK ...

  • Page 16

    For product information and a complete list of distributors, please go to our website: Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies Limited in the United States and other countries. Data subject to change. Copyright © ...