DLP-FPGA-M DLP Design Inc, DLP-FPGA-M Datasheet - Page 6

MODULE USB-TO-FPGA TOOL W/MANUAL

DLP-FPGA-M

Manufacturer Part Number
DLP-FPGA-M
Description
MODULE USB-TO-FPGA TOOL W/MANUAL
Manufacturer
DLP Design Inc
Datasheet

Specifications of DLP-FPGA-M

Main Purpose
Interface, USB to FPGA
Embedded
Yes, FPGA / CPLD
Utilized Ic / Part
FT2232D, XC3S250E-4TQ144
Primary Attributes
USB to FPGA, 40 I/O Pins, SRAM: 128k x 8
Secondary Attributes
4 Labs in Manual, 250k System Gates, 5.5k Logic Cells
Interface Type
USB, SPI
Product
Interface Modules
For Use With/related Products
XC3S250E-4TQ144
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
813-1009
Rev. 1.4 (November 2010)
NN (dec)*
*
*
N
N
Read: 29,
Write: 14,
15, >30
o
o
t
t
>40
e
e
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
30
31
32
33
34
35
36
37
38
39
40
0
1
2
3
4
5
6
7
8
9
: This is the I/O number for use with the Test Bit File described in Section 7.
:
NN (hex)*
Write: E, F,
Read:1D,
>1E
>29
1C
1A
1B
1E
1F
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
A
B
C
D
E
0
1
2
3
4
5
6
7
8
9
F
Name
user_io(0)
user_io(1)
user_io(2)
user_io(3)
user_io(4)
user_io(5)
user_io(6)
user_io(7)
user_io(8)
user_io(9)
user_io(10)
user_io(11)
user_io(12)
user_io(13)
user_in(14) [INPUT ONLY!]
user_in(15) [INPUT ONLY!]
user_io(16)
user_io(17)
user_io(18)
user_io(19)
user_io(20)
user_io(21)
user_io(22)
user_io(23)
user_io(24)
user_io(25)
user_io(26)
user_io(27)
user_io(28)
user_in(0)
user_in(1)
user_in(2)
user_in(3)
user_in(4)
user_in(5)
user_in(6)
user_in(7)
user_in(8)
user_in(9)
user_in(10)
Returns Read Pin Error E4
Returns Write Pin Error E2 for Pin
Clear (low), or E3 for Pin Set
(high)
Ground
FPGA_RESET
5VIN – Module power source
PORTVCC – Power from Host PC
VCCSW – 5V power after host
enumerates the USB port
T
T
A
A
B
B
L
L
E
E
6
1
1
FPGA Pin
U5 Pin 58
U5 Pin 59
U5 Pin 93
U5 Pin 94
U5 Pin 96
U5 Pin 97
U5 Pin 103
U5 Pin 104
U5 Pin 105
U5 Pin 106
U5 Pin 112
U5 Pin 113
U5 Pin 116
U5 Pin 117
U5 Pin 119
U5 Pin 120
U5 Pin 122
U5 Pin 123
U5 Pin 124
U5 Pin 125
U5 Pin 126
U5 Pin 130
U5 Pin 131
U5 Pin 132
U5 Pin 134
U5 Pin 135
U5 Pin 139
U5 Pin 140
U5 Pin 142
U5 Pin 10
U5 Pin 12
U5 Pin 29
U5 Pin 31
U5 Pin 36
U5 Pin 38
U5 Pin 41
U5 Pin 47
U5 Pin 48
U5 Pin 66
U5 Pin 69
n/a
n/a
128
JP2 Pin
JP2 Pin 2
JP2 Pin 4
JP2 Pin 5
JP2 Pin 6
JP2 Pin 7
JP2 Pin 8
JP2 Pin 9
JP2 Pin 10
JP2 Pin 12
JP2 Pin 13
JP2 Pin 14
JP2 Pin 15
JP2 Pin 16
JP2 Pin 17
JP2 Pin 18
JP2 Pin 19
JP2 Pin 20
JP2 Pin 21
JP2 Pin 22
JP2 Pin 27
JP2 Pin 29
JP2 Pin 30
JP2 Pin 31
JP2 Pin 32
JP2 Pin 33
JP2 Pin 34
JP2 Pin 35
JP2 Pin 36
JP2 Pin 37
JP2 Pin 49
JP2 Pin 48
JP2 Pin 47
JP2 Pin 46
JP2 Pin 45
JP2 Pin 44
JP2 Pin 43
JP2 Pin 42
JP2 Pin 41
JP2 Pin 39
JP2 Pin 38
n/a
n/a
1,11,25,26,40,50
3
23
24
28
© DLP Design, Inc.

Related parts for DLP-FPGA-M