SI5324-EVB Silicon Laboratories Inc, SI5324-EVB Datasheet - Page 26

no-image

SI5324-EVB

Manufacturer Part Number
SI5324-EVB
Description
BOARD EVALUATION SI5324
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI5324-EVB

Main Purpose
Timing, Clock Multiplier
Embedded
No
Utilized Ic / Part
SI5324
Primary Attributes
2 Inputs, 2 Outputs
Secondary Attributes
CML, CMOS, LVDS, LVPECL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Si5324
Reset value = 0000 0000
Reset value = 0100 0000
26
Register 10.
Register 11.
Name
Name
Type
Type
7:4
1:0
7:2
Bit
Bit
Bit
Bit
3
2
1
0
DSBL2_REG DSBL2_REG.
DSBL1_REG DSBL1_REG.
Reserved
Reserved
Reserved
PD_CK2
PD_CK1
Name
Name
D7
D7
Reserved.
This bit controls the powerdown of the CKOUT2 output buffer. If disable mode is
selected, the NC2 output divider is also powered down.
0: CKOUT2 enabled.
1: CKOUT2 disabled.
This bit controls the powerdown of the CKOUT1 output buffer. If disable mode is
selected, the NC1 output divider is also powered down.
0: CKOUT1 enabled.
1: CKOUT1 disabled.
Reserved.
Reserved.
PD_CK2.
This bit controls the powerdown of the CKIN2 input buffer.
0: CKIN2 enabled.
1: CKIN2 disabled.
PD_CK1.
This bit controls the powerdown of the CKIN1 input buffer.
0: CKIN1 enabled.
1: CKIN1 disabled.
D6
D6
Reserved
R
D5
D5
Reserved
R
Preliminary Rev. 0.3
D4
D4
DSBL2_
Function
Function
REG
R/W
D3
D3
DSBL1_
REG
R/W
D2
D2
PD_CK2
R/W
D1
D1
R
Reserved
PD_CK1
R/W
D0
D0
R

Related parts for SI5324-EVB