SI5324-EVB Silicon Laboratories Inc, SI5324-EVB Datasheet - Page 50

no-image

SI5324-EVB

Manufacturer Part Number
SI5324-EVB
Description
BOARD EVALUATION SI5324
Manufacturer
Silicon Laboratories Inc
Datasheets

Specifications of SI5324-EVB

Main Purpose
Timing, Clock Multiplier
Embedded
No
Utilized Ic / Part
SI5324
Primary Attributes
2 Inputs, 2 Outputs
Secondary Attributes
CML, CMOS, LVDS, LVPECL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Si5324
Reset value = 1111 1111
50
Register 139.
Name
Type
7:6,
3:2
Bit
Bit
5
4
1
0
LOS2_EN [1:0] Enable CKIN2 LOS Monitoring on the Specified Input (2 of 2).
LOS_EN [1:0]
D7
Reserved
FOS2_EN
FOS1_EN
Reserved
Name
R
D6
LOS2_EN [0:0]
Reserved.
Note: LOS2_EN is split between two registers.
00: Disable LOS monitoring.
01: Reserved.
10: Enable LOSA monitoring.
11: Enable LOS monitoring.
LOSA is a slower and less sensitive version of LOS. See the family reference manual
for details.
Enable CKIN1 LOS Monitoring on the Specified Input (1 of 2).
Note: LOS1_EN is split between two registers.
00: Disable LOS monitoring.
01: Reserved.
10: Enable LOSA monitoring.
11: Enable LOS monitoring.
LOSA is a slower and less sensitive version of LOS. See the family reference manual
for details.
Enables FOS on a Per Channel Basis.
0: Disable FOS monitoring.
1: Enable FOS monitoring.
Enables FOS on a Per Channel Basis.
0: Disable FOS monitoring.
1: Enable FOS monitoring.
R/W
D5
LOS1_EN [0:0]
R/W
Preliminary Rev. 0.3
D4
D3
Function
Reserved
R
D2
FOS2_EN
R/W
D1
FOS1_EN
R/W
D0

Related parts for SI5324-EVB