EL7586 INTERSIL [Intersil Corporation], EL7586 Datasheet
EL7586
Available stocks
Related parts for EL7586
EL7586 Summary of contents
Page 1
... P-mode or PI-mode for improved load regulation. Both EL7586 and EL7586A also integrate fault protection for all four channels. Once a fault is detected, the device is latched off until the input supply cycled. EL7586 also features an integrated start-up sequence for V /V ...
Page 2
... BOOST ∆V / Load Regulation - “PI” Mode BOOST ∆I BOOST V CINT Pl Mode Select Threshold CINT_T 2 EL7586, EL7586A = 25°C) V DRVL Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves Maximum Continuous Junction Temperature . . . . . . . . . . . . 125° ...
Page 3
... Turn On Delay ON t Soft-start Time SS t Delay Between A and V DEL1 VDD t Delay Between V and V DEL2 ON I DELB Pull-down Current DELB C Delay Capacitor DEL 3 EL7586, EL7586A = 11V 200mA 15V, V BOOST LOAD ON CONDITION I = 0.2mA 25°C DRVP 0.2mA DRVP V falling FBP V = 1.35V FBP ...
Page 4
... Gate drive of optional V delay FET BOOST Drain of the internal N channel boost FET; for EL7586, pin 4 is not connected Positive LDO base drive; open drain of an internal N channel FET Positive LDO voltage feedback input pin; regulates to 1.2V nominal Logic LDO base drive; open drain of an internal N channel FET Logic LDO voltage feedback input pin ...
Page 5
... EFFICIENCY AT V BOOST 0 -0.1 -0.2 -0.3 A VDD -0.4 -0.5 A =12V VDD -0.6 -0.7 0 100 200 I (mA) OUT FIGURE 5. V LOAD REGULATION AT V BOOST 5 EL7586, EL7586A A =9V VDD A =12V VDD 300 400 FIGURE (PI MODE =9V VDD A =12V VDD 400 500 = 3V (P MODE) FIGURE =9V VDD ...
Page 6
... V (V) IN FIGURE 9. V LINE REGULATION (PI MODE) BOOST 0 -0.1 -0.2 -0.3 -0.4 -0.5 -0 (mA) OUT FIGURE 11. V LOAD REGULATION ON 6 EL7586, EL7586A (Continued) =9V VDD =12V 400 500 FIGURE MODE) IN 5.0 5.5 6 =9V VDD -3 A =12V VDD -4 A =15V VDD -5 0 200 ...
Page 7
... DLY V CDLY EN V BOOST V LOGIC C =220nF DLY TIME (10ms/DIV) FIGURE 14. EL7586 START-UP SEQUENCE BOOST V LOGIC V OFF =220nF DLY TIME (10ms/DIV) FIGURE 16. EL7586 START-UP SEQUENCE V CDLY V REF BOOST V LOGIC C =220nF DLY TIME (10ms/DIV) FIGURE 18. EL7586A START-UP SEQUENCE FN9210.1 October 7, 2005 ...
Page 8
... Typical Performance Curves V BOOST V LOGIC V OFF C =220nF V DLY ON TIME (10ms/DIV) FIGURE 19. EL7586A START-UP SEQUENCE V = =13V OUT I =30mA OUT TIME (400ns/DIV) FIGURE 21. LX WAVEFORM - DISCONTINUOUS MODE JEDEC JESD51-3 AND SEMI G42-88 (SINGLE LAYER) TEST BOARD 0.8 667mW 0.7 0.6 0.5 0.4 0.3 0.2 0 AMBIENT TEMPERATURE (°C) FIGURE 23 ...
Page 9
... Applications Information The EL7586 and EL7586A provide a high integrated multiple output power solution for TFT-LCD applications. The system consists of one high efficiency boost converter and three linear-regulator controllers ( OFF multiple protection functions. A block diagram is shown in Figure 25. Table 1 lists the recommended components. ...
Page 10
... VOLTAGE FBB AMPLIFIER GM AMPLIFIER C INT UVLO COMPARATOR SHUTDOWN & STARTUP CONTROL THERMAL SHUTDOWN SS + DRVN 0.2V - BUFFER FBN 0.4V UVLO COMPARATOR 10 EL7586, EL7586A OSCILLATOR SLOPE COMP OSC PWM Σ LOGIC BUFFER CONTROLLER CURRENT AMPLIFIER CURRENT REF CURRENT LIMIT COMPARATOR REF - UVLO COMPARATOR REF ...
Page 11
... EL7586, EL7586A SLOPE COMPENSATION Ifb CURRENT AMPLIFIER Iref FBB GM AMPLIFIER REFERENCE GENERATOR CINT FIGURE 26. BLOCK DIAGRAM OF THE BOOST REGULATOR 11 SHUTDOWN & STARTUP CONTROL CLOCK PWM LOGIC BUFFER Ifb Iref VOLTAGE AMPLIFIER PGND LX FN9210.1 October 7, 2005 ...
Page 12
... OMAX (EL7586, EL7586A) value, measured at zero volts. 0.490686 Compensation 0.307353 The EL7586, and EL7586A can operate in either P mode or PI mode. Connecting the C 0.197353 P mode; For better load regulation, use PI mode with a 0.743464 4.7nF capacitor in series with a 10K resistor between C 0.465686 and ground ...
Page 13
... Darlington PNP transistor for Q5 requires that V voltage be required, then an ordinary high gain PNP transistor should be selected for allow a lower collector-emitter saturation voltage). . For the EL7586 and EL7586A, the minimum drive current is: I_DRVL_min = 8mA V BOOST The minimum base-emitter resistor, R calculated as: ...
Page 14
... Typical V voltage supported by EL7586 and EL7586A ranges ON from +15V to +36V. A fault comparator is also included for monitoring the output voltage. The undervoltage threshold is set at 25% below the 1 ...
Page 15
... EL7586 EL7586A FIGURE 32. THE LINEAR REGULATOR CONTROLS ONE Discontinuous/Continuous Boost Operation and it's Effect on the Charge Pumps The EL7586 and EL7586A V LX switching edges to drive diode charge pumps from which LDO regulators generate the V be appreciated that should a regular supply of LX switching Q3 ...
Page 16
... The soft-start ramp depends on the value of the C capacitor. For C DLY soft-start time is ~2ms. The EL7586A is the same as the EL7586 except V V turn on when input voltage (V LOGIC When a fault is detected, the outputs and the input protection will turn off but V will stay on ...
Page 17
... EL7586, EL7586A V CDLY EN V REF V BOOST LOGIC V OFF t DEL1 DELAYED V BOOST V ON START-UP SEQUENCE TIMED BY C FIGURE 33. EL7586 START-UP SEQUENCE DEL2 DLY FN9210.1 October 7, 2005 ...
Page 18
... EL7586, EL7586A V CDLY REF V BOOST LOGIC V OFF t DEL1 DELAYED V BOOST V ON START-UP SEQUENCE TIMED BY C FIGURE 34. EL7586A START-UP SEQUENCE DEL2 t DEL3 DLY FN9210.1 October 7, 2005 ...
Page 19
... LX node as possible. Demo Board Layout FIGURE 35. TOP LAYER 19 EL7586, EL7586A 5. The power ground (PGND) and signal ground (SGND) pins should be connected at only one point near the main decoupling capacitors. 6. The exposed die plate, on the underneath of the package, should be soldered to an equivalent area of metal on the PCB ...
Page 20
... LOGIC (2.5V 5.4kΩ 31 5kΩ 4.7µF * NOTE: The SGND should be connected to the exposed die plate and connectd to the PGND at one point only. 20 EL7586, EL7586A 6.8µH 46.5kΩ 5kΩ CDELAY FBB DELB VDD ...
Page 21
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 21 EL7586, EL7586A FN9210.1 October 7, 2005 ...