ISL6423B Intersil Corporation, ISL6423B Datasheet

no-image

ISL6423B

Manufacturer Part Number
ISL6423B
Description
Single Output LNB Supply and Control Voltage Regulator
Manufacturer
Intersil Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6423BERZ
Manufacturer:
Intersil
Quantity:
150
Part Number:
ISL6423BERZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6423BERZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
Company:
Part Number:
ISL6423BERZ-T
Quantity:
1 763
Part Number:
ISL6423BERZ-TR5434
Manufacturer:
INTERSIL
Quantity:
3 750
Part Number:
ISL6423BERZ-TR5434
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6423BEVEZ-T
Manufacturer:
INTE
Quantity:
20 000
Single Output LNB Supply and Control
Voltage Regulator with I
Advanced Satellite Set-Top Box Designs
The ISL6423B is a highly integrated voltage regulator and
interface IC, specifically designed for supplying power and
control signals from advanced satellite set-top box (STB)
modules to the low noise blocks (LNBs) of singe antenna
ports. The device consists of a current-mode boost PWM
and a low-noise linear regulator along with the circuitry
required for 22kHz tone generation, modulation and I
device interface. The device makes the total LNB supply
design simple, efficient and compact with low external
component count.
The current-mode boost converters provides the linear
regulator with input voltage that is set to the final output
voltages, plus typically 0.8V to insure minimum power
dissipation across each linear regulator. This maintains
constant voltage drop across the linear pass element while
permitting adequate voltage range for tone injection.
The final regulated output voltage is available at output
terminals to support the operation of an antenna port for
single tuners. The outputs for each PWM can be controlled
in two ways, full control from I
bits or set the I
switch to higher range i.e., 18V/19V, with the SELVTOP pin.
All the functions on this IC are controlled via the I
writing 8 bits words onto the System Registers (SR). The
same register can be read back, and five I
the diagnostic status. Separate enable command sent on the
I
linear combination, disabling the output and forcing a shutdown
mode. The output channel is capable of providing 750mA of
continuous current. The overcurrent limit can be digitally
programmed to four levels.
The External modulation input EXTM can accept a
modulated Diseqc command and transfer it symmetrically to
the output. Alternatively the EXTM pin can be used to
modulate the continuos internal tone.
The FLT pin serves as an interrupt for the processor when
any condition turns OFF the LNB controller (Over
Temperature, Overcurrent, Disabled). The nature of the
Disable can be read of the I
2
C bus provides for standby mode control for the PWM and
2
C to the lower range i.e., 13V/14V, and
®
2
C registers.
2
1
C using the VTOP and VBOT
2
C Interface for
Data Sheet
2
C bits will report
2
C bus by
2
C
1-888-INTERSIL or 1-888-468-3774
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
Features
• Single Chip Power solution
• Switch-Mode Power Converter for Lowest Dissipation
• Output Back Bias Capability of 28V
• I
• Registered Slave Address 0001 00XX
• 2.5V, 3.3V, 5V Logic Compatible
• External Pin to Toggle Between V and H Polarization
• Built-In Tone Oscillator Factory Trimmed to 22kHz
• Internal Over-Temperature Protection and Diagnostics
• Internal OV, UV, Overload and Overtemp Flags
• FLT signal
• LNB Short-Circuit Protection and Diagnostics
• QFN, EPTSSOP Packages
• Pb-Free Available (RoHS Compliant)
Applications
• LNB Power Supply and Control for Satellite Set-Top Box
Ordering Information
NOTE: Intersil Pb-free plus anneal products employ special Pb-free
material sets; molding compounds/die attach materials and 100% matte
tin plate termination finish, which are RoHS compliant and compatible
with both SnPb and Pb-free soldering operations. Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that
meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
Add “-T” suffix for tape and reel.
ISL6423BERZ
(Note)
ISL6423BEVEZ
(Note)
- Operation for 1-Tuner/1-Dish Applications
- Integrated DC/DC Converter and I
- Boost PWMs with >92% Efficiency
- Selectable 13.3V or 18.3V Outputs
- Digital Cable Length Compensation (1V)
- I
- Facilitates DiSEqC (EUTELSAT) Encoding
- External Modulation Input
(Visible on I
NUMBER*
2
C Compatible Interface for Remote Device Control
PART
2
C and Pin Controllable Output
All other trademarks mentioned are the property of their respective owners.
April 10, 2007
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
2
6423BERZ
ISL6423BEVEZ -20 to +85 28 Ld EPTSSOP
C)
Copyright Intersil Americas Inc. 2006, 2007. All Rights Reserved
MARKING
PART
-20 to +85 24 Ld 4x4 QFN
TEMP.
(°C)
2
(Pb-free)
(Pb-free)
C Interface
ISL6423B
PACKAGE
FN6412.1
L24.4x4D
M28.173B
DWG. #
PKG.

Related parts for ISL6423B

ISL6423B Summary of contents

Page 1

... Voltage Regulator with I C Interface for Advanced Satellite Set-Top Box Designs The ISL6423B is a highly integrated voltage regulator and interface IC, specifically designed for supplying power and control signals from advanced satellite set-top box (STB) modules to the low noise blocks (LNBs) of singe antenna ports ...

Page 2

... SCL ADDR0 7 22 TDOUT ADDR1 8 21 TDIN BYPASS PGND GATE VSW 12 17 AGND SELVTOP 15 TXT CS 14 ISL6423B (24 LD QFN) TOP VIEW SGND 1 TCAP 2 ADDR0 3 ADDR1 4 BYPASS 5 PGND EXTM 18 SDA 17 SCL 16 TDOUT ...

Page 3

Block Diagram OVERCURRENT COUNTER PROTECTION LOGIC SCHEME 1 GATE 7 PGND 6 ILIM1 CS AMP CS 9 TDOUT 15 TONE DECODER TDIN 14 VSW AGND 12 VCC 22 ON CHIP LINEAR SGND 1 UVLO POR SGND 24 ...

Page 4

Typical Application Schematic QFN C23 0 R10 56µ TPC6002 Q2 R9 470 L5 15µH R8 C21 0.1 100pF 4.7µ C22 C18 CMS06 56µF 10µ C29 1n C24 ...

Page 5

Absolute Maximum Ratings Supply Voltage 8.0V to 18.0V CC Logic Input Voltage Range ...

Page 6

Electrical Specifications V = 12V VBOT = L, ENT = L, DCL = L, I access to the system. (Continued) PARAMETER TONE OSCILLATOR Tone Frequency Tone Amplitude Tone Duty Cycle Tone Rise or Fall Time TONE DECODER Input ...

Page 7

Electrical Specifications V = 12V VBOT = L, ENT = L, DCL = L, I access to the system. (Continued) PARAMETER OSCILLATOR Oscillator Frequency Thermal Shutdown Temperature Shutdown Threshold Temperature Shutdown Hysteresis OTFI FLT (released) FLT (asserted) NOTES: ...

Page 8

Typical Performance Curves 0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 0. TEMPERATURE (°C) FIGURE 2. OUTPUT CURRENT DERATING (EPTSSOP) Functional Pin Description SYMBOL SDA Bidirectional data from/ SCL Clock from I C bus. VSW ...

Page 9

... Functional Description The ISL6423B single output voltage regulator makes an ideal choice for advanced satellite set-top box and personal video recorder applications. The device utilizes built-in DC/DC step up converters that, operates from a single supply source ranging from 8V to 14V, and generates the voltage needed to enable the linear post-regulator to work with a minimum of dissipated power ...

Page 10

... SCL are bidirectional lines, connected to a positive supply voltage via a pull up resistor. (Pull up resistors to positive supply voltage must be externally connected). When the bus is free, both lines are HIGH. The output stages of ISL6423B will have an open drain/open collector in order to perform the wired-AND function. Data on the I in the standard-mode 400Kbps in the fast-mode. The level of logic “ ...

Page 11

... SDA line remains at the HIGH level during the ninth clock pulse time. In this case, the master transmitter can generate the STOP information in order to abort the transfer. The ISL6423B will not generate the acknowledge if the POWER OK signal from the UVLO is LOW. SCL ...

Page 12

SR1H SR1M SR1L OTF CABF ...

Page 13

... NOTE: X indicates “Read Only” and is a “Don’t Care” for the Write mode. 2 Received Data ( bus READ MODE The ISL6423B can provide to the master a copy of the 2 system register information via the I C bus in read mode. The read mode is Master activated by sending the chip address with R/W bit set the following Master generated clock bits, the ISL6423B issues a byte on the SDA data bus line (MSB transmitted first) ...

Page 14

I C Bit Description BIT NAME DESCRIPTION EN ENable Output for channels 1 and 2 VTOP Voltage TOP select i.e. 18V, 19V for channels 1 and 2 VBOT Voltage BOTtom select i.e. 13V, 14V for channels 1 and 2 ...

Page 15

Package Outline Drawing L24.4x4D 24 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 10/06 4.00 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 15 4X ...

Page 16

... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...

Related keywords