isl9440a Intersil Corporation, isl9440a Datasheet
isl9440a
Related parts for isl9440a
isl9440a Summary of contents
Page 1
... UV/OV/OC/OT protections in a space conscious 5mmx5mm QFN package. The ISL9440 and ISL9440A offer an early warning function to output a logic signal to warn the system to back up data when input voltage falls below a certain level. The ISL9440, ISL9440A and ISL9441 utilize internal loop compensation to keep minimum peripheral components for compact design and a low total solution cost ...
Page 2
... Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 2 ISL9440, ISL9440A, ISL9441 Pinout PACKAGE PKG. (Pb-Free) DWG. # ISEN1 PGOOD VCC_5V VIN EN1 FB1 OCSET1 RST ISL9440, ISL9440A, ISL9441 (32 LD 5X5 QFN) TOP VIEW ...
Page 3
Block Diagram BOOT1 VCC_5V UGATE1 PHASE1 ADAPTIVE DEAD-TIME VCC_5V V/I SAMPLE TIMING LGATE1 PGND 0.8V REFERENCE + FB4 18.5pF 1400kΩ 180kΩ FB1 - 16kΩ 0.8V ERROR AMP 1 REF ...
Page 4
... Q1 R1 IRF7907 10.2k R2 4.75k VOUT3 +5V Q4 IRF7404 VOUT4 +3.3V, 500mA R10 15k + C12 68µF R11 4.75k R71 301k R72 301k R73 261k 4 ISL9440, ISL9440A, ISL9441 C2 4.7µF C16 1µF VIN VCC_5V 4 3 BOOT1 BOOT2 31 26 UGATE1 UGATE2 30 27 PHASE2 PHASE1 ISEN2 R4 ISEN1 ...
Page 5
... Typical Application - ISL9440A C3 10µF C7 0.1µF L1 VOUT1 + 1.8µH + +2.5V C14 330µF 330µ IRF7907 10.2k R2 4.75k VOUT3 +5V Q4 IRF7404 VOUT4 +3.3V, 500mA R10 15k + C12 68µF R11 4.75k R71 301k R72 301k R73 261k 5 ISL9440, ISL9440A, ISL9441 C2 4.7µF C16 1µF VIN ...
Page 6
... Slew Rate (Note 5) PWM REGULATOR Switching Frequency (ISL9440, ISL9441) Maximum Duty Cycle (ISL9440, ISL9441) Minimum Duty Cycle (ISL9440, ISL9441) Switching Frequency (ISL9440A) Maximum Duty Cycle (ISL9440A) 6 ISL9440, ISL9440A, ISL9441 Thermal Information Thermal Resistance (Typical QFN Package (Note 1 ...
Page 7
... Electrical Specifications Recommended operating conditions unless otherwise noted. Refer to Block Diagram and Typical Application Schematic. V Typical values are at T PARAMETER Minimum Duty Cycle (ISL9440A) FB Bias Current (Note 5) Peak-to-Peak Saw-tooth Amplitude (Note 5) Ramp Offset Soft-start Period PWM GATE DRIVER CHANNEL 1, 2 (UGATE1, 2; LGATE 1, 2) (Note 5) ...
Page 8
... Limits established by characterization and are not production tested. 6. Check Note 2 for VCC_5V and VIN configurations at 5V ±10% input applications. ISL9440, ISL9440A’s PGOOD signal will fall LOW when VIN pin voltage drops below 5.55V (TYP), which results from the early warning detection on VIN pin voltage. ISL9441 doesn’t have an early warning function, so when VIN pin voltage is below 5.55V, PGOOD will not be pulled LOW ...
Page 9
... Use this pin to power the device with an external supply voltage with a range of 5.6V to 24V. For 5V ±10% operation, connect this pin to VCC_5V. For ISL9440 and ISL9440A, the voltage on this pin is monitored for early warning function. If the voltage on this pin drop below 5.55V, the PGOOD will be pulled low. RST will be low after PGOOD toggles to low for 5.5µ ...
Page 10
... Plots are Taken Using the ISL9440EVAL1Z Evaluation Board, VIN = 12V Unless Otherwise Noted.) 2.55 2.54 2.53 2.52 2.51 2.50 2.49 2.48 2.47 2.46 2.45 0.0 1.0 2.0 3.0 4.0 LOAD CURRENT (A) FIGURE 2. PWM1 LOAD REGULATION 1.55 1.54 1.53 1.52 1.51 1.50 1.49 1.48 1.47 1.46 1.45 0.0 1.0 2.0 3.0 4.0 LOAD CURRENT (A) FIGURE 4. PWM2 LOAD REGULATION 10 ISL9440, ISL9440A, ISL9441 OUT = 5.5V RISING/ = 5.5V RISING/ 1-4 IN REGULATION 1-4 IN REGULATION RST 2.4V MAX = 2µs 0. 5.0 6.0 7.0 FIGURE 3. PWM1 EFFICIENCY vs LOAD (V 5.0 6.0 7.0 FIGURE 5. PWM2 EFFICIENCY vs LOAD ( 0.0 1.0 2.0 3.0 4.0 5.0 LOAD CURRENT ( ...
Page 11
... LOAD CURRENT (A) FIGURE 6. PWM3 LOAD REGULATION 0.2ms/DIV FIGURE 8. PWM SOFT-START WAVEFORMS VIN, 1V/DIV, CH1 CH1 RST, 5V/DIV, CH3 CH3 PGOOD, 5V/DIV, CH4 CH4 100µs/DIV FIGURE 10. VIN FALLING TO PGOOD FALLING DELAY TIME 11 ISL9440, ISL9440A, ISL9441 (Continued) 100 3.0 4 ...
Page 12
... V , 1V/DIV o3 5ms/DIV FIGURE 14. THREE CHANNEL HARD-SHORT OCP AT THE SAME TIME 12 ISL9440, ISL9440A, ISL9441 (Continued) VIN, 1V/DIV, CH1 RST, 1V/DIV, CH3 PGOOD, 5V/DIV, CH4 FIGURE 13. OUTPUT RIPPLE UNDER TRANSIENT LOAD FIGURE 15. PHASE NODE PWM WAVEFORMS 100mV/DIV 6A, 1.6A/µs OUT1 V , 100mV/DIV 6A, 1.6A/µ ...
Page 13
... Using a digital enable rather than an analog soft- start provides a well controlled method for sequencing up and down on the power rails. Soft-Start Operation The ISL9440, ISL9440A and ISL9441 have a fixed soft-start time, 1.7ms (TYP). PGOOD will not toggle to high until soft- 13 ISL9440, ISL9440A, ISL9441 start is done and all the four outputs are up and in regulations ...
Page 14
... VIN. The current required to drive the upper MOSFET is drawn from the internal 5V regulator. Adaptive Dead Time The ISL9440, ISL9440A and ISL9441 incorporate an adaptive dead time algorithm on the synchronous buck PWM controllers that optimizes operation with varying MOSFET conditions. This algorithm provides an approximately 20ns of dead time between switching the upper and lower MOSFET’ ...
Page 15
... MOSFET turned off and modulating the lower MOSFET for 2 consecutive PWM cycles. If the overvoltage condition has not been corrected in 2 cycles, the ISL9440, ISL9440A and ISL9441 will turn on the lower MOSFET until the overvoltage has been cleared, or the power path is interrupted by opening a fuse. ...
Page 16
... MOSFET output device can sink a minimum of 50mA. The reference voltage is 0.8V. With zero volts differential at it’s 16 ISL9440, ISL9440A, ISL9441 input, the controller sinks 21mA of current. An external PNP transistor or PFET pass element can be used. The dominant pole for the loop can be placed at the base of the PNP (or gate of the PFET capacitor from emitter to base (source to gate of a PFET) ...
Page 17
... Careful component selection and proper PC board layout minimizes the magnitude of these voltage spikes. There are three sets of critical components in a DC/DC converter using the ISL9440, ISL9440A and ISL9441: The controller, the switching power components and the small signal components. The switching power components are ...
Page 18
... The ESR zero should be placed rather large range, to provide additional phase margin. The recommended output capacitor value for the ISL9440, ISL9440A and ISL9441 is between 150μF to 680μF, to meet stability criteria with external compensation. Use of aluminum electrolytic (POSCAP) or tantalum type capacitors is recommended ...
Page 19
... However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 19 ISL9440, ISL9440A, ISL9441 5.0 4.5 4.0 3 ...
Page 20
... LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 11/07 5.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 4. 80 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 20 ISL9440, ISL9440A, ISL9441 ± 0.1 ( 28X (32X 32X 0 . 60) NOTES: 1. Dimensions are in millimeters. Dimensions Dimensioning and tolerancing conform to AMSE Y14.5m-1994. ...