PIC24HJ64GP506-I/PT Microchip Technology, PIC24HJ64GP506-I/PT Datasheet - Page 17

• Manufacturer Part Number: PIC24HJ64GP506-I/PT
• Description: IC PIC MCU FLASH 32KX16 64TQFP
• Manufacturer: Microchip Technology
• Series: PIC® 24Hr

Specifications of PIC24HJ64GP506-I/PT

• Program Memory Type: FLASH
• Program Memory Size: 64KB (22K x 24)
• Package / Case: 64-TFQFP
• Core Processor: PIC
• Core Size: 16-Bit
• Speed: 40 MIPs
• Connectivity: CAN, I²C, IrDA, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, DMA, POR, PWM, WDT
• Number Of I /o: 53
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 18x10b/12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC24HJ
• Core: PIC
• Data Bus Width: 16 bit
• Data Ram Size: 8 KB
• Interface Type: 3-Wire/I2C/USART
• Maximum Clock Frequency: 40 MHz
• Number Of Programmable I/os: 53
• Number Of Timers: 13
• Operating Supply Voltage: 0 V to 2.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: 52713-733, 52714-737, 53276-922, EWDSPIC
• Development Tools By Supplier: PG164130, DV164035, DV244005, DV164005
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 18-ch x 12-bit
• Controller Family/series: PIC24
• No. Of I/o's: 53
• Ram Memory Size: 8KB
• Cpu Speed: 40MIPS
• No. Of Timers: 13
• Embedded Interface Type: CAN, I2C, SPI, UART
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 876-1004 - PIC24 BREAKOUT BOARDDM300024 - KIT DEMO DSPICDEM 1.1MA240012 - MODULE PLUG-IN PIC24H 100QFPDV164033 - KIT START EXPLORER 16 MPLAB ICD2DM300019 - BOARD DEMO DSPICDEM 80L STARTERDM240001 - BOARD DEMO PIC24/DSPIC33/PIC32AC164327 - MODULE SKT FOR 64TQFP
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

38. Module: DMA
39. Module: DMA
© 2010 Microchip Technology Inc.
When the DMA channel is configured for NULL
Data
(DMAxCON<11> = 1), it does not execute a NULL
(all zeros) write to the peripheral address.
Work around
Use two DMA channels to receive data from the
peripheral
configured to transfer data from the peripheral to
DMA RAM, while another channel must be
configured to transfer dummy data from the DMA
RAM to the peripheral. Both channels must be set
up for the same DMA request.
Affected Silicon Revisions
A low priority DMA channel request can be
preempted by a higher priority DMA channel
request. For example, if DMA Channel 0 has a
higher priority than DMA Channel 1. A request to
DMA channel 1 will be pending while DMA
Channel 0 is processing its request. If DMA
Channel 1 receives another request while it is in a
pending request state, the DMA module does not
generate a DMA error trap event.
Work around
None. Using higher priority DMA channels for
servicing sources of frequent requests significantly
reduces the possibility of the condition described
above occurring, but does not completely
eliminate it.
Affected Silicon Revisions
A2
A2
X
X
A3
A3
X
X
module.
Peripheral
A4
A4
X
X
One
channel
Write
must
mode
be
PIC24HJXXXGPX06/X08/X10
40. Module: DMA
41. Module: CPU
When the DMA channel is configured for One Shot
mode with NULL write enabled, the channel will
write an extra NULL to the peripheral register after
completing the last transfer. In the case of the SPI
module and the SPIxBUF register, this would
cause the SPI module to perform an extra receive
operation.
Work around
None. In the case of using DMA NULL write with
the SPI module, perform a dummy read of the
SPIxBUF register, after the DMA transfer is
completed, to clear the SPIRBF flag and prevent
an unexpected overflow condition on the next SPI
receive operation.
Affected Silicon Revisions
Any instruction executed inside a REPEAT loop
that produces a Read-After-Write stall condition
results in the instruction being executed fewer
times than was intended.
An example of such code is:
repeat #0xf
inc [w1],[++w1]
Work around
Avoid repeating an instruction that creates a stall
using a REPEAT instruction. Instead, use a
software loop using conditional branches.
Affected Silicon Revisions
A2
A2
X
X
A3
A3
X
X
A4
A4
X
X
DS80444D-page 17