ATTINY40-MMHR Atmel, ATTINY40-MMHR Datasheet - Page 47

no-image

ATTINY40-MMHR

Manufacturer Part Number
ATTINY40-MMHR
Description
MCU AVR 4KB FLASH 12MHZ 3X3 QFN
Manufacturer
Atmel
Series
AVR® ATtinyr
Datasheet

Specifications of ATTINY40-MMHR

Core Processor
AVR
Core Size
8-Bit
Speed
12MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
18
Program Memory Size
4KB (2K x 16)
Program Memory Type
FLASH
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATTINY40-MMHR
Quantity:
6 000
10.2
10.2.1
8263A–AVR–08/10
Ports as General Digital I/O
Configuring the Pin
The ports are bi-directional I/O ports with optional internal pull-ups.
tional description of one I/O-port pin, here generically called Pxn.
Figure 10-2. General Digital I/O
Note:
Each port pin consists of four register bits: DDxn, PORTxn, PUExn, and PINxn. As shown in
“Register Description” on page
PORTxn bits at the PORTx I/O address, the PUExn bits at the PUEx I/O address, and the PINxn
bits at the PINx I/O address.
Pxn
1. WEx, WRx, WPx, WDx, REx, RRx, RPx, and RDx are common to all pins within the same port.
clk
I/O
, and SLEEP are common to all ports.
SLEEP:
clk
I/O
:
SLEEP CONTROL
I/O CLOCK
SLEEP
62, the DDxn bits are accessed at the DDRx I/O address, the
(1)
SYNCHRONIZER
D
L
Q
Q
D
PINxn
Q
Q
RESET
RESET
RESET
PORTxn
WEx:
REx:
WDx:
RDx:
WRx:
RRx:
RPx:
WPx:
Q
Q
Q
Q
Q
Q
PUExn
DDxn
CLR
CLR
CLR
D
D
D
REx
RRx
WRITE PUEx
READ PUEx
WRITE DDRx
READ DDRx
WRITE PORTx
READ PORTx REGISTER
READ PORTx PIN
WRITE PINx REGISTER
Figure 10-2
clk
WEx
WDx
RDx
RPx
1
0
I/O
WRx
shows a func-
WPx
47

Related parts for ATTINY40-MMHR