LPC2290FBD144/01,5 NXP Semiconductors, LPC2290FBD144/01,5 Datasheet - Page 15

• Manufacturer Part Number: LPC2290FBD144/01,5
• Description: IC ARM7 MCU RAM 16K 144-LQFP
• Manufacturer: NXP Semiconductors
• Series: LPC2200r

Specifications of LPC2290FBD144/01,5

• Package / Case: 144-LQFP
• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 60MHz
• Connectivity: CAN, EBI/EMI, I²C, Microwire, SPI, SSI, SSP, UART/USART
• Peripherals: PWM, WDT
• Number Of I /o: 76
• Program Memory Type: ROMless
• Ram Size: 64K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC22
• Core: ARM7TDMI-S
• Data Bus Width: 16 bit, 32 bit
• Data Ram Size: 64 KB
• Interface Type: CAN/I2C/SPI/UART
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 76
• Number Of Timers: 2
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• Package: 144LQFP
• Device Core: ARM7TDMI-S
• Family Name: LPC2000
• Maximum Speed: 72 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: OM10091 - KIT DEV PHYCORE-ARM7/LPC2220568-1757 - BOARD EVAL FOR LPC220X ARM MCU
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4013; 935282079551; LPC2290FBD144/01-S

NXP Semiconductors
LPC2290_3
Product data sheet
6.4 Interrupt controller
The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and
categorizes them as Fast Interrupt Request (FIQ), vectored Interrupt Request (IRQ), and
non-vectored IRQ as defined by programmable settings. The programmable assignment
scheme means that priorities of interrupts from the various peripherals can be dynamically
assigned and adjusted.
FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC
combines the requests to produce the FIQ signal to the ARM processor. The fastest
possible FIQ latency is achieved when only one request is classified as FIQ, because then
the FIQ service routine can simply start dealing with that device. But if more than one
request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC
that identifies which FIQ source(s) is (are) requesting an interrupt.
Fig 3. LPC2290 and LPC2290/01 memory map
3.75 GB
4.0 GB
3.5 GB
3.0 GB
2.0 GB
1.0 GB
0.0 GB
Rev. 03 — 16 November 2006
16/32-bit ARM microcontroller with external memory interface
64 KBYTE ON-CHIP STATIC RAM (/01 ONLY)
BOOT BLOCK (RE-MAPPED FROM
16 KBYTE ON-CHIP STATIC RAM
RESERVED ADDRESS SPACE
RESERVED ADDRESS SPACE
RESERVED ADDRESS SPACE
EXTERNAL MEMORY BANK3
EXTERNAL MEMORY BANK2
EXTERNAL MEMORY BANK1
EXTERNAL MEMORY BANK0
ON-CHIP ROM MEMORY
AHB PERIPHERALS
VPB PERIPHERALS
0x8400 0000
0x83FF FFFF
0x8300 0000
0x82FF FFFF
0x8200 0000
0x81FF FFFF
0x8100 0000
0x80FF FFFF
0x8000 0000
0x7FFF FFFF
0x7FFF E000
0x7FFF DFFF
0xFFFF FFFF
0xF000 0000
0xEFFF FFFF
0xE000 0000
0xDFFF FFFF
0x4001 0000
0x4000 FFFF
0x4000 4000
0x4000 3FFF
0x4000 0000
0x3FFF FFFF
0x0000 0000
002aaa798
LPC2290
© NXP B.V. 2006. All rights reserved.
15 of 41