ST10F276-6QR3 STMicroelectronics, ST10F276-6QR3 Datasheet - Page 204

no-image

ST10F276-6QR3

Manufacturer Part Number
ST10F276-6QR3
Description
MCU 16BIT 832K FLASH 144-PQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet

Specifications of ST10F276-6QR3

Core Processor
ST10
Core Size
16-Bit
Speed
64MHz
Connectivity
ASC, CAN, EBI/EMI, I²C, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Size
832KB (832K x 8)
Program Memory Type
FLASH
Ram Size
68K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
144-MQFP, 144-PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F276-6QR3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F276-6QR3
Manufacturer:
ST
0
Electrical characteristics
23.8.17
Note:
23.8.18
Table 104. Multiplexed bus
204/231
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
CC ALE high time
CC Address setup to ALE
CC Address hold after ALE
CC
CC
CC
CC
CC
CC
SR
SR
SR ALE low to valid data in
SR
SR
SR Data float after RD
ALE falling edge to RD, WR
(with RW-delay)
ALE falling edge to RD, WR
(no RW-delay)
Address float after RD, WR
(with RW-delay)
Address float after RD, WR
(no RW-delay)
RD, WR low time
(with RW-delay)
RD, WR low time
(no RW-delay)
RD to valid data in
RD to valid data in
Address/Unlatched CS to
valid data in
Data hold after RD
rising edge
(with RW-delay)
(no RW-delay)
External memory bus timing
In the next sections the external memory bus timings are described. The given values are
computed for a maximum CPU clock of 40 MHz.
It is evident that when higher CPU clock frequency is used (up to 64 MHz), some numbers in
the timing formulas become zero or negative, which in most cases is not acceptable or
meaningful. In these cases, the speed of the bus settings t
adjusted.
All external memory bus timings and SSC timings presented in the following tables are given
by design characterization and not fully tested in production.
Multiplexed bus
V
ALE cycle time = 6 TCL + 2t
DD
= 5V ±10%, V
Parameter
(1)
(1)
SS
= 0V, T
- 8.5 + t
15.5 + t
1.5 + t
28 + t
4 + t
4 + t
4 + t
Min.
A
A
0
-
-
-
f
+ t
= -40 to +125°C, C
TCL = 12.5ns
A
A
A
CPU
C
A
C
A
C
+ t
= 40 MHz
17.5 + t
20 + 2t
F
18.5 + t
16.5 + t
(75ns at 40 MHz CPU clock without wait states).
6 + t
Max.
18.5
6
-
-
-
A
A
C
+ t
+ t
C
F
C
C
L
= 50pF,
2TCL - 9.5 + t
3TCL - 9.5 + t
TCL - 8.5 + t
TCL - 8.5 + t
TCL - 8.5 + t
TCL - 11 + t
- 8.5 + t
Min.
1/2 TCL = 1 to 64 MHz
0
-
-
-
A
Variable CPU clock
, t
C
A
A
and t
A
A
A
C
C
4TCL - 30 + 2t
F
3TCL - 20 + t
must be correctly
2TCL - 8.5 + t
2TCL - 19 + t
3TCL - 19 + t
TCL + 6
Max.
6
-
-
-
ST10F276E
A
A
+ t
C
C
+ t
F
C
C
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ST10F276-6QR3