R5F212A8SNFA#U0 Renesas Electronics America, R5F212A8SNFA#U0 Datasheet - Page 337

• Manufacturer Part Number: R5F212A8SNFA#U0
• Description: IC R8C/2A MCU FLASH 64K 64-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/2x/2Ar

Specifications of R5F212A8SNFA#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 55
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 3K x 8
• Voltage - Supply (vcc/vdd): 2.2 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 64-LQFP
• For Use With: R0K5212D8S001BE - KIT STARTER FOR R8C/2DR0K5212D8S000BE - KIT DEV FOR R8C/2D
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/2A Group, R8C/2B Group
Rev.2.00
REJ09B0324-0200
Figure 14.133 Registers TRDIER0 to TRDIER1 in Complementary PWM Mode
Timer RD Interrupt Enable Register i (i = 0 or 1)
b7 b6 b5 b4
Nov 26, 2007
b3 b2
b1 b0
Bit Symbol
TRDIER0
TRDIER1
(b7-b5)
Symbol
IMIEA
IMIEB
IMIEC
IMIED
OVIE
Page 315 of 580
—
Input capture/compare match
interrupt enable bit A
Input capture/compare match
interrupt enable bit B
Input capture/compare match
interrupt enable bit C
Input capture/compare match
interrupt enable bit D
Overflow /underflow interrupt enable
bit
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
Address
Bit Name
0144h
0154h
0 : Disable interrupt (IMIA) by the
1 : Enable interrupt (IMIA) by the
0 : Disable interrupt (IMIB) by the
1 : Enable interrupt (IMIB) by the
0 : Disable interrupt (IMIC) by the
1 : Enable interrupt (IMIC) by the
0 : Disable interrupt (IMID) by the
1 : Enable interrupt (IMID) by the
0 : Disable interrupt (OVI) by the
1 : Enable interrupt (OVI) by the
IMFA bit
IMFA bit
IMFB bit
IMFB bit
IMFC bit
IMFC bit
IMFD bit
IMFD bit
OVF and UDF bits
OVF and UDF bits
After Reset
11100000b
11100000b
Function
14. Timers
RW
RW
RW
RW
RW
RW
—