SAF-C161K-LM HA Infineon Technologies, SAF-C161K-LM HA Datasheet - Page 40
![IC MCU 16BIT ROM/LESS MQFP-80-1](/photos/12/43/124362/saf-c161k-lm_ha_sml.jpg)
SAF-C161K-LM HA
Manufacturer Part Number
SAF-C161K-LM HA
Description
IC MCU 16BIT ROM/LESS MQFP-80-1
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAF-C161O-L25M_HA.pdf
(66 pages)
Specifications of SAF-C161K-LM HA
Core Processor
C166
Core Size
16-Bit
Speed
20MHz
Connectivity
EBI/EMI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
63
Program Memory Type
ROMless
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
80-SQFP
Data Bus Width
16 bit
Data Ram Size
1 KB
Interface Type
ASC, SSC
Maximum Clock Frequency
20 MHz
Number Of Programmable I/os
63
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Other names
F161KLMHAXP
SAF-C161K-LMHA
SAF-C161K-LMHA
SAF-C161K-LMHAIN
SAFC161KLMHAX
SP000011620
SAF-C161K-LMHA
SAF-C161K-LMHA
SAF-C161K-LMHAIN
SAFC161KLMHAX
SP000011620
AC Characteristics
Definition of Internal Timing
The internal operation of the C161K/O is controlled by the internal CPU clock
edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles)
operations.
The specification of the external timing (AC Characteristics) therefore depends on the
time between two consecutive edges of the CPU clock, called “TCL” (see
Figure 8
The CPU clock signal
different mechanisms. The duration of TCLs and their variation (and also the derived
external timing) depends on the used mechanism to generate
be regarded when calculating the timings for the C161K/O.
The used mechanism to generate the basic CPU clock is selected by bitfield CLKCFG
in register RP0H.7-5. Upon a long hardware reset register RP0H is loaded with the logic
levels present on the upper half of PORT0 (P0H), i.e. bitfield CLKCFG represents the
logic levels on pins P0.15-13 (P0H.7-5).
Table 9
generation mode.
Data Sheet
Direct Clock Drive
f
f
Prescaler Operation
f
f
OSC
CPU
OSC
CPU
associates the combinations of these three bits with the respective clock
Generation Mechanisms for the CPU Clock
f
CPU
can be generated from the oscillator clock signal
36
TCL
f
CPU
TCL
. This influence must
TCL
TCL
MCT04826
Figure
V2.0, 2001-01
f
CPU
f
C161O
C161K
OSC
. Both
8).
via