UPD70F3744GJ-GAE-AX Renesas Electronics America, UPD70F3744GJ-GAE-AX Datasheet - Page 884

• Manufacturer Part Number: UPD70F3744GJ-GAE-AX
• Description: MCU 32BIT V850ES/JX3 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3744GJ-GAE-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 128
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JJ3
R01UH0016EJ0400 Rev.4.00
Sep 30, 2010
A/D
converter
Function
ADA0M0
register
ADA0M1
register
Conversion time
selection in
normal
conversion
mode
(ADA0HS1 bit =
0)
Conversion time
selection in
high-speed
conversion
mode
(ADA0HS1 bit =
1)
ADA0M2
register
Details of
Function
A write operation to bit 0 is ignored.
Changing the ADA0M1.ADA0FR2 to ADA0M1.ADA0FR0 bits is prohibited while
A/D conversion is enabled (ADA0CE bit = 1).
When writing data to the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT
register in the following modes, stop the A/D conversion by clearing the ADA0CE
bit to 0. After the data is written to the register, enable the A/D conversion again
by setting the ADA0CE bit to 1.
• Normal conversion mode
• One-shot select mode/one-shot scan mode in high-speed conversion mode
If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, and ADA0PFT registers are written
in the other modes during A/D conversion (ADA0EF bit = 1), the following will be
performed according to the mode.
• In software trigger mode
• In hardware trigger mode
To select the external trigger mode/timer trigger mode (ADA0TMD bit = 1), set the
highspeed conversion mode (ADA0M1.ADA0HS1 bit = 1). Do not input a trigger
during stabilization time that is inserted once after the A/D conversion operation is
enabled (ADA0CE bit = 1).
When not using the A/D converter, stop the operation by setting the ADA0CE bit
to 0 to reduce the power consumption.
Changing the ADA0M1 register is prohibited while A/D conversion is enabled
(ADA0M0.ADA0CE bit = 1).
To select the external trigger mode/timer trigger mode (ADA0M0.ADA0TMD bit =
1), set the high-speed conversion mode (ADA0HS1 bit = 1). Do not input a trigger
during stabilization time that is inserted once after the A/D conversion operation is
enabled (ADA0CE bit = 1).
Be sure to clear bits 6 to 4 to “0”.
Set as 2.6
During A/D conversion, if the ADA0M0, ADA0M2, ADA0S, ADA0PFM, and
ADA0PFT registers are written or trigger is input, reconversion is carried out.
However, if the stabilization time end timing conflicts with the writing to these
registers, or if the stabilization time end timing conflicts with the trigger input, the
stabilization time of 64 clocks is reinserted.
If a conflict occurs again with the reinserted stabilization time end timing, the
stabilization time is reinserted. Therefore do not set the trigger input interval and
control register write interval to 64 clocks or below.
Set as 2.6
In the high-speed conversion mode, rewriting of the ADA0M0, ADA0M2, ADA0S,
ADA0PFM, and ADA0PFT registers and trigger input are prohibited during the
stabilization time.
When writing data to the ADA0M2 register in the following modes, stop the A/D
conversion by clearing the AD0M0.ADA0CE bit to 0. After the data is written to
the register, enable the A/D conversion again by setting the ADA0CE bit to 1.
• Normal conversion mode
• One-shot select mode/one-shot scan mode in high-speed conversion mode
Be sure to clear bits 7 to 2 to “0”.
A/D conversion is stopped and started again from the beginning.
A/D conversion is stopped, and the trigger standby status is set.
μ
μ
s ≤ conversion time ≤ 10.4
s ≤ conversion time ≤ 10.4
Cautions
μ
μ
s.
s.
APPENDIX E LIST OF CAUTIONS
Page 868 of 892
p. 428
p. 428
p. 428
p. 428
p. 428
p. 429
p. 429
p. 429
p. 430
p. 430
p. 431
p. 431
p. 432
p. 432
Page
(15/37)