PIC16LF819T-E/SO Microchip Technology, PIC16LF819T-E/SO Datasheet - Page 145

IC PIC MCU FLASH 2KX14 18SOIC

PIC16LF819T-E/SO

Manufacturer Part Number
PIC16LF819T-E/SO
Description
IC PIC MCU FLASH 2KX14 18SOIC
Manufacturer
Microchip Technology
Series
PIC® 16Fr
Datasheets

Specifications of PIC16LF819T-E/SO

Core Processor
PIC
Core Size
8-Bit
Speed
10MHz
Connectivity
I²C, SPI
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
16
Program Memory Size
3.5KB (2K x 14)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
256 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
18-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Request inventory verification / Request inventory verification
14.5
The USB module can generate multiple interrupt
conditions. To accommodate all of these interrupt
sources, the module is provided with its own interrupt
logic structure, similar to that of the microcontroller.
USB interrupts are enabled with one set of control regis-
ters and trapped with a separate set of flag registers. All
sources are funneled into a single USB interrupt
request, USBIF (PIR2<5>), in the microcontroller’s
interrupt logic.
FIGURE 14-8:
FIGURE 14-9:
© 2008 Microchip Technology Inc.
Note
Differential Data
USB Interrupts
1:
UEIR (Flag) and UEIE (Enable) Registers
The control transfer shown here is only an example showing events that can occur for every transaction. Typical control transfers
will spread across multiple frames.
USB Reset
CRC5EE
URSTIF
CRC5EF
RESET
BTOEE
BTOEF
BTSEF
BTSEE
Second Level USB Interrupts
PIDEE
PIDEF
CRC16EE
CRC16EF
DFN8EE
DFN8EF
Start-of-Frame (SOF)
(USB Error Conditions)
USB INTERRUPT LOGIC FUNNEL
EXAMPLE OF A USB TRANSACTION AND INTERRUPT EVENTS
SOFIF
SOF
SETUP
DATA
STATUS
STALLIF
STALLIE
UERRIE
UERRIF
ACTVIE
URSTIE
ACTVIF
URSTIF
IDLEIF
IDLEIE
SOFIF
SOFIE
TRNIE
TRNIF
Figure 14-8 shows the interrupt logic for the USB
module. There are two layers of interrupt registers in
the USB module. The top level consists of overall USB
status interrupts; these are enabled and flagged in the
UIE and UIR registers, respectively. The second level
consists of USB error conditions, which are enabled
and flagged in the UEIR and UEIE registers. An
interrupt condition in any of these triggers a USB Error
Interrupt Flag (UERRIF) in the top level.
Interrupts may be used to trap routine events in a USB
transaction. Figure 14-9 shows some common events
within a USB frame and their corresponding interrupts.
SETUP Token
OUT Token
Control Transfer
UIR (Flag) and UIE (Enable) Registers
From Host
IN Token
From Host
From Host
Top Level USB Interrupts
(USB Status Interrupts)
PIC18F2450/4450
Empty Data
Transaction
From Host
From Host
To Host
(1)
Data
Data
From Host
To Host
To Host
ACK
ACK
ACK
SOF
USBIF
1 ms Frame
DS39760D-page 143
Set TRNIF
Set TRNIF
Set TRNIF
Transaction
Complete

Related parts for PIC16LF819T-E/SO