MC68HC705JP7CDW Freescale Semiconductor, MC68HC705JP7CDW Datasheet - Page 26

• Manufacturer Part Number: MC68HC705JP7CDW
• Description: IC MCU 8BIT 28-SOIC
• Manufacturer: Freescale Semiconductor
• Series: HC05r

Specifications of MC68HC705JP7CDW

• Core Processor: HC05
• Core Size: 8-Bit
• Speed: 2.1MHz
• Connectivity: SIO
• Peripherals: POR, Temp Sensor, WDT
• Number Of I /o: 22
• Program Memory Size: 6KB (6K x 8)
• Program Memory Type: OTP
• Ram Size: 224 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 4x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 28-SOIC (7.5mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Memory
2.4 User and Interrupt Vector Mapping
The interrupt vectors are contained in the upper memory addresses above $1FF0 as shown in
2.5 Random-Access Memory (RAM)
The 224 addresses from $0020 to $00FF serve as both the user RAM and the stack RAM. The central
processor unit (CPU) uses five RAM bytes to save all CPU register contents before processing an
interrupt. During a subroutine call, the CPU uses two bytes to store the return address. The stack pointer
decrements during pushes and increments during pulls.
2.6 Erasable Programmable Read-Only Memory (EPROM)
The EPROM is located in three areas of the memory map:
26
•
•
•
Addresses $0700–$1EFF contain 6144 bytes of user EPROM.
Addresses $1FF0–$1FF1 contain 2 bytes of EPROM reserved for user vectors and COP and
security register (COPR), and the mask option register. Only bit 7 of $1FF0 is a programmable bit.
Addresses $1FF2–$1FFF contain 14 bytes of interrupt vectors.
Be careful when using nested subroutines or multiple interrupt levels. The
CPU may overwrite data in the RAM during a subroutine or during the
interrupt stacking operation.
MC68HC705JJ7 • MC68HC705JP7 Advance Information Data Sheet, Rev. 4.1
Address
$1FFA
$1FFB
$1FFC
$1FFD
$1FFE
$1FFF
$1FF0
$1FF1
$1FF2
$1FF3
$1FF4
$1FF5
$1FF6
$1FF7
$1FF8
$1FF9
Figure 2-4. Vector Mapping
COP Register and EPROM Security
Core Timer Interrupt Vector (MSB)
Core Timer Interrupt Vector (LSB)
Analog Interrupt Vector (MSB)
Analog Interrupt Vector (LSB)
Serial Interrupt Vector ((LSB)
Serial Interrupt Vector (MSB)
Timer Interrupt Vector (MSB)
Timer Interrupt Vector (LSB)
External IRQ Vector (MSB)
External IRQ Vector (LSB)
NOTE
Mask Option Register
Reset Vector (MSB)
Register Name
Reset Vector (LSB)
SWI Vector (MSB)
SWI Vector (LSB)
Freescale Semiconductor
Figure
2-4.