MC68HC908JB8JDW Freescale Semiconductor, MC68HC908JB8JDW Datasheet - Page 141

• Manufacturer Part Number: MC68HC908JB8JDW
• Description: IC MCU 8K FLASH 3MHZ 20-SOIC
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908JB8JDW

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 3MHz
• Connectivity: USB
• Peripherals: LVD, POR, PWM
• Number Of I /o: 13
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 20-SOIC (7.5mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -
• Data Converters: -

9.8.3 USB Interrupt Register 1
MC68HC908JB8•MC68HC08JB8•MC68HC08JT8 — Rev. 2.3
Freescale Semiconductor
NOTE:
Address:
EOPF — End-of-Packet Detect Flag
RSTF — USB Reset Flag
The USB bit in the RSR register (see
also a USB reset indicator.
TXD2F — Endpoint 2 Data Transmit Flag
Reset:
Read:
Write:
This read-only bit is set when a valid end-of-packet sequence is
detected on the D+ and D– lines. Software must clear this flag by
writing a logic 1 to the EOPFR bit.
Reset clears this bit. Writing to EOPF has no effect.
This read-only bit is set when a valid reset signal state is detected on
the D+ and D– lines. If the URSTD bit of the configuration register
(CONFIG) is clear, this reset detection will generate an internal reset
signal to reset the CPU and other peripherals including the USB
module. If the URSTD bit is set, this reset detection will generate an
USB interrupt. This bit is cleared by writing a logic 1 to the RSTFR bit.
This bit also is cleared by a POR reset.
This read-only bit is set after the data stored in endpoint 2 transmit
buffers has been sent and an ACK handshake packet from the host is
received. Once the next set of data is ready in the transmit buffers,
software must clear this flag by writing a logic 1 to the TXD2FR bit.
1 = End-of-packet sequence has been detected
0 = End-of-packet sequence has not been detected
$003A
EOPF
Bit 7
Universal Serial Bus Module (USB)
0
Figure 9-17. USB Interrupt Register 1 (UIR1)
= Unimplemented
RSTF
6
0
TXD2F
5
0
RXD2F
4
0
8.8.2 Reset Status
TXD1F
Universal Serial Bus Module (USB)
3
0
RESUMF
2
0
TXD0F
Register) is
1
0
Technical Data
I/O Registers
RXD0F
Bit 0
0
141