MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 598

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Universal Serial Bus Interface
RX-dTD is complete when:
On the successful completion of the packet(s) described by the dTD, the active bit in the dTD will be
cleared and the next pointer will be followed when the Terminate bit is clear. When the Terminate bit is
set, the USB_DR will flush the endpoint/direction and cease operations for that endpoint/direction.
On the unsuccessful completion of a packet (see long packet above), the dQH will be left pointing to the
dTD that was in error. In order to recover from this error condition, the DCD must properly re-initialize
the dQH by clearing the active bit and update the nextTD pointer before attempting to re-prime the
endpoint.
There is no required interaction with the DCD for handling such errors.
24.11.3.4.1 Interrupt/Bulk Endpoint Bus Response Matrix
24-136
All packets described dTD were successfully transmitted. *** Total bytes in dTD will equal zero
when this occurs.
All packets described in dTD were successfully received. *** Total bytes in dTD will equal zero
when this occurs.
A short packet (number of bytes < maximum packet length) was received. *** This is a successful
transfer completion; DCD must check Total Bytes in dTD to determine the number of bytes that
are remaining. From the total bytes remaining in the dTD, the DCD can compute the actual bytes
received.
A long packet was received (number of bytes > maximum packet size) OR (total bytes received >
total bytes specified). *** This is an error condition. The device controller will discard the
remaining packet, and set the Buffer Error bit in the dTD. In addition, the endpoint will be flushed
and the USBERR interrupt will become active.
All packet level errors such as a missing handshake or CRC error will be
retried automatically by the device controller.
1
2
SYSERR—System error should never occur when the latency FIFOs are correctly sized
Invalid
Setup
Ping
Out
Force Bit Stuff Error.
NYET/ACK— NYET unless the Transfer Descriptor has packets remaining according to
the USB variable length protocol then ACK.
and the DCD is responsive.
In
Table 24-85. Interrupt/Bulk Endpoint Bus Response Matrix
Ignore
STALL
STALL
STALL
Ignore
Stall
Not Primed
MCF5253 Reference Manual, Rev. 1
Ignore
Ignore
NAK
NAK
NAK
Receive + NYET/ACK
NOTE
Transmit
Primed
Ignore
Ignore
ACK
2
Underflow
BS Error
Ignore
N/A
N/A
N/A
1
Overflow
Ignore
NAK
N/A
N/A
N/A
Freescale Semiconductor

Related parts for MCF5253CVM140