AD8362ARUZ Analog Devices Inc, AD8362ARUZ Datasheet - Page 22

no-image

AD8362ARUZ

Manufacturer Part Number
AD8362ARUZ
Description
IC PWR DETECTOR 3.8GHZ 16-TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD8362ARUZ

Rf Type
Cellular, GSM, CDMA, TDMA, TETRA
Frequency
50Hz ~ 3.8GHz
Input Range
-52dBm ~ 8dBm
Accuracy
0.5dB
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
20mA
Package / Case
16-TSSOP (0.173", 4.40mm Width)
Frequency Range
50Hz To 3.8GHz
Supply Current
20mA
Supply Voltage Range
4.5V To 5.5V
Rf Ic Case Style
TSSOP
No. Of Pins
16
Operating Temperature Range
-40°C To +85°C
Pin Count
16
Screening Level
Industrial
Package Type
TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD8362ARUZ
Manufacturer:
PTC
Quantity:
6 227
Part Number:
AD8362ARUZ
Manufacturer:
ADI/1010
Quantity:
82
Part Number:
AD8362ARUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD8362ARUZ
Quantity:
1 000
Part Number:
AD8362ARUZ-REEL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8362ARUZ-REEL7
Manufacturer:
MAXIM
Quantity:
204
Part Number:
AD8362ARUZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8362ARUZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD8362
ADJUSTING VTGT TO ACCOMMODATE SIGNALS
WITH VERY HIGH CREST FACTORS
An external direct connection between VREF (1.25 V) and VTGT
sets up the internal target voltage, which is the rms voltage that
must be provided by the VGA to balance the AGC feedback loop.
In the default scheme, the VREF of 1.25 V positions this target
to 0.06 × 1.25 V = 75 mV. In principle, however, VTGT can be
driven by voltages that are larger or smaller than 75 mV. This
technique can be used to move the intercept, which increases
or decreases the input sensitivity of the device, or to improve
the accuracy when measuring signals with large crest factors.
For example, if this pin is supplied from VREF via a simple
resistive attenuator of 1 kΩ:1 kΩ, the output required from the
VGA is halved to 37.5 mV rms. Under these conditions, the
effective headroom in the signal path that drives the squaring
cell is doubled. In principle, this doubles the peak crest factor
that can be handled by the system.
Figure 53 and Figure 54 show the effect of varying VTGT on
measurement accuracy when the AD8362 is swept with a series
of signals with different crest factors, varying from CW with a
crest factor of 3 dB, to a W-CDMA carrier (Test Model 1-64)
with a crest factor of 10.6 dB. The crest factors of each signal
are listed in the plots. In Figure 53, VTGT is set to its nominal
value of 1.25 V, while in Figure 54, it is reduced to 0.625 V.
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
Figure 53. Transfer Function and Law Conformance for Signals with
0
–65
–60 –55 –50 –45 –40 –35 –30 –25 –20 –15 –10 –5
VOUT CW
VOUT 64QAM
VOUT WCDMA TM1-64
VOUT QPSK
VOUT 256QAM
Varying Crest Factors, VTGT = 1.25 V
ERROR QPSK 4dB CF
ERROR 256QAM 8.2dB CF
ERROR CW
ERROR 64QAM 7.7dB CF
ERROR WCDMA TM1-64 10.6dB CF
PIN (dBm)
0
5
10
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0
Rev. D | Page 22 of 32
Reducing VTGT also reduces the intercept. More significant in
this case, however, is the behavior of the error curves. Note that
in Figure 54 all of the error curves sit on one another, while in
Figure 53, there is some vertical spreading. This suggests that
VTGT should be reduced in those applications where a wide
range of input crest factors are expected. As noted, VTGT can
also be increased above its nominal level of 1.25 V. While this
can be used to increase the intercept, it would have the undesir-
able effect of degrading measurement accuracy in situations
where the crest factor of the signal being measured varies
significantly.
ALTERING THE SLOPE
None of the changes in operating conditions discussed so far
affects the logarithmic slope (V
readily be altered by controlling the fraction of VOUT that is
fed back to the setpoint interface at the VSET pin. When the
full signal from VOUT is applied to VSET, the slope assumes
its nominal value of 50 mV/dB. It can be increased by including
a voltage divider between these pins, as shown in Figure 55.
4.0
3.5
3.0
2.5
2.0
1.5
1.0
0.5
Figure 54. Transfer Function and Law Conformance for Signals with
0
–65
–60 –55 –50 –45 –40 –35 –30 –25 –20 –15 –10 –5
VOUT CW
VOUT 64QAM
VOUT WCDMA TM1-64
VOUT QPSK
VOUT 256QAM
Varying Crest Factors, VTGT = 0.625 V, CLPF = 0.1 μF
1
2
3
4
5
6
7
8
Figure 55. External Network to Raise Slope
COMM
CHPF
DECL
INHI
INLO
DECL
PWDN
COMM
AD8362
ACOM
ACOM
VPOS
VOUT
VREF
VTGT
VSET
CLPF
ERROR QPSK 4dB CF
ERROR 256QAM 8.2dB CF
ERROR CW
ERROR 64QAM 7.7dB CF
ERROR WCDMA TM1-64 10.6dB CF
PIN (dBm)
16
15
14
13
12
11
10
9
SLP
) in Equation 10. This can
R2
R1
V
OUT
0
5
10
2.0
1.5
1.0
0.5
0
–0.5
–1.0
–1.5
–2.0

Related parts for AD8362ARUZ