ADF7021-NBCPZ Analog Devices Inc, ADF7021-NBCPZ Datasheet - Page 27

IC TXRX 80-650/842-916MHZ 48LFCS

ADF7021-NBCPZ

Manufacturer Part Number
ADF7021-NBCPZ
Description
IC TXRX 80-650/842-916MHZ 48LFCS
Manufacturer
Analog Devices Inc
Datasheet

Specifications of ADF7021-NBCPZ

Frequency
80MHz ~ 650MHz, 842MHz ~ 916MHz
Data Rate - Maximum
33kbps
Modulation Or Protocol
2-FSK, 3-FSK, 4-FSK, MSK
Applications
Keyless Entery, Pagers, WMTS
Power - Output
-16dBm ~ 13dBm
Sensitivity
-130dBm
Voltage - Supply
2.3 V ~ 6 V
Current - Receiving
26mA
Current - Transmitting
32.3mA @ 10dBm
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LFCSP
Receiving Current
26.4mA
Transmitting Current
20.2mA
Data Rate
24Kbps
Frequency Range
80MHz To 916MHz
Modulation Type
FSK, MSK
Rf Ic Case Style
LFCSP
No. Of Pins
48
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Product Depth (mm)
7mm
Product Length (mm)
7mm
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-ADF7021DBZ6 - BOARD EVAL ADF7021 608-614MHZEVAL-ADF7021DBZ5 - BOARD EVAL ADF7021EVAL-ADF7021DBZ3 - BOARD DAUGHTER FOR ADF7021EVAL-ADF7021DBZ2 - BOARD EVAL FOR ISM ADF7021
Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADF7021-NBCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADF7021-NBCPZ-RL7
Manufacturer:
ST
Quantity:
210
Setting the Transmit Data Rate
In all modulation modes except oversampled 2FSK mode, an
accurate clock is provided on the TxRxCLK pin to latch the data
from the microcontroller into the transmit section at the required
data rate. The exact frequency of this clock is defined by
where:
XTAL is the crystal or TCXO frequency.
DEMOD_CLK_DIVIDE is the divider that sets the demodulator
clock rate (R3_DB[6:9]).
CDR_CLK_DIVIDE is the divider that sets the CDR clock rate
(R3_DB[10:17]).
Refer to the Register 3—Transmit/Receive Clock Register
section for more programming information.
Setting the FSK Transmit Deviation Frequency
In all modulation modes, the deviation from the center
frequency is set using the Tx_FREQUENCY_DEVIATION bits
(R2_DB[19:27]).
The deviation from the center frequency in Hz is as follows:
For direct RF output,
For RF_DIVIDE_BY_2 enabled,
where Tx_FREQUENCY_DEVIATION is a number from 1 to
511 (R2_DB[19:27]).
In 4FSK modulation, the four symbols (00, 01, 11, 10) are
transmitted as ±3 × f
Binary Frequency Shift Keying (2FSK)
Two-level frequency shift keying is implemented by setting the
N value for the center frequency and then toggling it with the
TxDATA line. The deviation from the center frequency is set
using the Tx_FREQUENCY_DEVIATION bits, R2_DB[19:27].
2FSK is selected by setting the MODULATION_SCHEME bits
(R2_DB[4:6]) to 000.
Minimum shift keying (MSK) or Gaussian minimum shift
keying (GMSK) is supported by selecting 2FSK modulation and
using a modulation index of 0.5. A modulation index of 0.5 is
set up by configuring R2_DB[19:27] for an f
transmit data rate.
DATA
f
f
DEV
CLK
DEV
[
[
Hz
Hz
=
]
]
DEMOD
=
=
0
PFD
5 .
×
PFD
×
DEV
_
Tx
CLK
and ±1 × f
_
×
FREQUENCY
Tx
_
_
DIVIDE
FREQUENCY
2
16
DEV
XTAL
2
.
×
16
CDR
_
DEVIATION
_
_
DEV
DEVIATION
CLK
= 0.25 ×
_
DIVIDE
×
Rev. 0 | Page 27 of 64
32
3-Level Frequency Shift Keying (3FSK)
In 3-level FSK modulation (also known as modified duobinary
FSK), the binary data (Logic 0 and Logic 1) is mapped onto
three distinct frequencies: the carrier frequency (f
frequency minus a deviation frequency (f
carrier frequency plus the deviation frequency (f
A Logic 0 is mapped to the carrier frequency while a Logic 1 is
either mapped onto the f
frequency.
Compared to 2FSK, this bits-to-frequency mapping results in a
reduced transmission bandwidth because some energy is removed
from the RF sidebands and transferred to the carrier frequency.
At low modulation index, 3FSK improves the transmit spectral
efficiency by up to 25% when compared to 2FSK.
Bit-to-symbol mapping for 3FSK is implemented using a linear
convolutional encoder that also permits Viterbi detection to be
used in the receiver. A block diagram of the transmit hardware
used to realize this system is shown in Figure 43. The convolu-
tional encoder polynomial used to implement the transmit
spectral shaping is
where:
P is the convolutional encoder polynomial.
D is the unit delay operator.
A digital precoder with transfer function 1/P(D) implements an
inverse modulo-2 operation of the 1 − D
transmitter.
Tx DATA
0, 1
P(D) = 1 − D
PRECODER
1/P(D)
Figure 42. 3FSK Symbol-to-Frequency Mapping
2
f
C
0, 1
Figure 43. 3FSK Encoding
–1
f
DEV
RF FREQUENCY
C
− f
CONVOLUTIONAL
0, +1, –1
DATA FILTERING
DEV
f
0
C
ENCODER
CONTROL
FSK MOD
AND
P(D)
frequency or the f
f
C
+
+1
f
DEV
C
2
shaping filter in the
f
f
f
− f
C
C
C
+
DEV
f
f
DEV
DEV
ADF7021-N
C
), and the
C
), the carrier
+ f
C
+ f
DEV
TO
N DIVIDER
DEV
).

Related parts for ADF7021-NBCPZ