ADF7021-NBCPZ Analog Devices Inc, ADF7021-NBCPZ Datasheet - Page 42

• Manufacturer Part Number: ADF7021-NBCPZ
• Description: IC TXRX 80-650/842-916MHZ 48LFCS
• Manufacturer: Analog Devices Inc

Specifications of ADF7021-NBCPZ

• Frequency: 80MHz ~ 650MHz, 842MHz ~ 916MHz
• Data Rate - Maximum: 33kbps
• Modulation Or Protocol: 2-FSK, 3-FSK, 4-FSK, MSK
• Applications: Keyless Entery, Pagers, WMTS
• Power - Output: -16dBm ~ 13dBm
• Sensitivity: -130dBm
• Voltage - Supply: 2.3 V ~ 6 V
• Current - Receiving: 26mA
• Current - Transmitting: 32.3mA @ 10dBm
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 48-LFCSP
• Receiving Current: 26.4mA
• Transmitting Current: 20.2mA
• Data Rate: 24Kbps
• Frequency Range: 80MHz To 916MHz
• Modulation Type: FSK, MSK
• Rf Ic Case Style: LFCSP
• No. Of Pins: 48
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Operating Temperature Classification: Industrial
• Product Depth (mm): 7mm
• Product Length (mm): 7mm
• Operating Supply Voltage (min): 2.3V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 3.6V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-ADF7021DBZ6 - BOARD EVAL ADF7021 608-614MHZEVAL-ADF7021DBZ5 - BOARD EVAL ADF7021EVAL-ADF7021DBZ3 - BOARD DAUGHTER FOR ADF7021EVAL-ADF7021DBZ2 - BOARD EVAL FOR ISM ADF7021
• Memory Size: -
• Lead Free Status / Rohs Status: Compliant

ADF7021-N
PACKET STRUCTURE AND CODING
The suggested packet structure to use with the ADF7021-N is
shown in Figure 54.
Refer to the Receiver Setup section for information on the
required preamble structure and length for the various modulation
schemes.
PROGRAMMING AFTER INITIAL POWER-UP
Table 23 lists the minimum number of writes needed to set up
the ADF7021-N in either Tx or Rx mode after CE is brought
high. Additional registers can also be written to tailor the part
PREAMBLE
Figure 54. Typical Format of a Transmit Protocol
WORD
SYNC
FIELD
ID
DATA FIELD
CRC
Rev. 0 | Page 42 of 64
to a particular application, such as setting up sync byte
detection or enabling AFC. When going from Tx to Rx or vice
versa, the user needs to toggle the Tx/Rx bit and write only to
Register 0 to alter the LO by 100 kHz.
Table 23. Minimum Register Writes Required for Tx/Rx Setup
Mode
Tx
Rx
Tx to Rx and Rx to Tx
The recommended programming sequences for transmit and
receive are shown in Figure 55 and Figure 56, respectively. The
difference in the power-up routine for a TCXO and XTAL
reference is shown in these figures.
Reg 1
Reg 1
Reg 0
Reg 3
Reg 3
Registers
Reg 0
Reg 0
Reg 2
Reg 5
Reg 4