MPC8536BVTAVL Freescale Semiconductor, MPC8536BVTAVL Datasheet - Page 21

• Manufacturer Part Number: MPC8536BVTAVL
• Description: Microprocessors (MPU) 8536 INDUSTRIAL 1500
• Manufacturer: Freescale Semiconductor

Specifications of MPC8536BVTAVL

• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 1500 MHz
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Interface Type: I2C, SPI, UART
• Minimum Operating Temperature: 0 C
• Package / Case: FCPBGA-783
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

2
2.1
This section covers the ratings, conditions, and other characteristics.
2.1.1
Table 2
Freescale Semiconductor
25. When a PCI block is disabled, either the POR config pin that selects between internal and external arbiter must be pulled
26. When operating in DDR2 mode, connect MDIC[0] to ground through an 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength
27. Connect to GND through a pull down 1 kΩ resistor.
28. It must be the same as VDD_CORE
29. The output pads are tristated and the receivers of pad inputs are disabled during the Deep Sleep state when
30. DDRCLK input is only required when the DDR controller is running in asynchronous mode. When the DDR controller is
31. EC_GTX_CLK125 is a 125-MHz input clock shared among all eTSEC ports in the following modes: GMII, TBI, RGMII and
32. SDHC_WP is active low signal, which follows SDHC Host controller specification. However, it is reversed polarity for
33. Must connect to XGND.
34. Must connect to X2GND
35. For systems which boot from Local Bus(GPCM)-controlled NOR flash or (FCM) controlled NAND flash, a pullup on LGPL4
down to select external arbiter if there is any other PCI device connected on the PCI bus, or leave the address pins as “No
Connect” or terminated through 2–10 KΩ pull-up resistors with the default of internal arbiter if the address pins are not
connected to any other PCI device. The PCI block will drive the address pins if it is configured to be the PCI arbiter—through
POR config pins—irrespective of whether it is disabled via the DEVDISR register or not. It may cause contention if there is
any other PCI device connected on the bus.
mode) precision 1% resistor, and connect MDIC[1] to GVDD through an 18.2-Ω (full-strength mode) or 36.4-Ω (half-strength
mode) precision 1% resistor. When operating in DDR3 mode, connect MDIC[0] to ground through an 20-Ω (full-strength
mode) or 40-Ω (half-strength mode) precision 1% resistor, and connect MDIC[1] to GVDD through an 20-Ω (full-strength
mode) or 40-Ω (half-strength mode) precision 1% resistor. These pins are used for automatic calibration of the DDR IOs.
GCR[DEEPSLEEP_Z] =1.
RTBI. If none of the eTSEC ports is operating in these modes, the EC_GTX_CLK125 input can be tied off to GND.
SD/MMC card specification.
is required.
configured to run in synchronous mode via POR setting cfg_ddr_pll[0:2]=111, the DDRCLK input is not required. It is
recommended to tie it off to GND when DDR controller is running in synchronous mode. See the MPC8536E PowerQUICC
III Integrated Host Processor Family Reference Manual Rev.0, Table 4-3 in section 4.2.2 “Clock Signals”, section 4.4.3.2
“DDR PLL Ratio” and Table 4-10 “DDR Complex Clock PLL Ratio” for more detailed description regarding DDR controller
operation in asynchronous and synchronous modes.
provides the absolute maximum ratings.
Electrical Characteristics
Overall DC Electrical Characteristics
Signal
Absolute Maximum Ratings
MPC8535E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 3
Signal Name
Table 1. MPC8535E Pinout Listing
Package Pin Number
Overall DC Electrical Characteristics
Pin Type
Supply
Power
Notes
21