LPC11C22FBD48/301, NXP Semiconductors, LPC11C22FBD48/301, Datasheet - Page 15
![TXRX CORTEX CAN 16K FLASH](/photos/18/28/182880/48-lqfp_sml.jpg)
LPC11C22FBD48/301,
Manufacturer Part Number
LPC11C22FBD48/301,
Description
TXRX CORTEX CAN 16K FLASH
Manufacturer
NXP Semiconductors
Series
LPC11Cxxr
Datasheet
1.LPC11C14FBD48301.pdf
(61 pages)
Specifications of LPC11C22FBD48/301,
Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, CAN Transceiver, I²C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals
Brown-out Detect/Reset, POR, WDT
Number Of I /o
36
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Compliant
Other names
568-6643
LPC11C22FBD48/301
LPC11C22FBD48/301
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC11C22FBD48/301,
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
7. Functional description
LPC11CX2_CX4
Product data sheet
7.1 ARM Cortex-M0 processor
7.2 On-chip flash program memory
7.3 On-chip SRAM
7.4 Memory map
The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high
performance and very low power consumption.
The LPC11Cx2/Cx4 contain 32 kB (LPC11C14/C24) or 16 kB (LPC11C12/C22) of on-chip
flash program memory.
The LPC11Cx2/Cx4 contain a total of 8 kB on-chip static RAM data memory.
The LPC11Cx2/Cx4 incorporates several distinct memory regions, shown in the following
figures.
program viewpoint following reset. The interrupt vector area supports address remapping.
The AHB peripheral area is 2 megabyte in size, and is divided to allow for up to 128
peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32
peripherals. Each peripheral of either type is allocated 16 kilobytes of space. This allows
simplifying the address decoding for each peripheral.
Figure 4
All information provided in this document is subject to legal disclaimers.
shows the overall map of the entire address space from the user
Rev. 2 — 3 December 2010
32-bit ARM Cortex-M0 microcontroller
LPC11Cx2/Cx4
© NXP B.V. 2010. All rights reserved.
15 of 61