MPC8533EVTALFA Freescale Semiconductor, MPC8533EVTALFA Datasheet - Page 41

• Manufacturer Part Number: MPC8533EVTALFA
• Description: MPU POWERQUICC 783-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8533EVTALFA

• Processor Type: MPC85xx PowerQUICC III 32-Bit
• Speed: 667MHz
• Voltage: 0.95 V ~ 1.05 V
• Mounting Type: Surface Mount
• Package / Case: 783-BBGA, FCBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

Paragraph
Number
19.1
19.2
19.2.1
19.2.2
19.2.3
19.2.4
19.3
19.3.1
19.3.2
19.4
19.4.1
19.4.1.1
19.4.1.2
19.4.1.3
19.4.1.4
19.4.1.5
19.4.1.6
19.4.1.7
19.4.1.8
19.4.1.9
19.4.1.10
19.4.1.11
19.4.1.12
19.4.1.13
19.4.1.14
19.4.1.15
19.4.1.16
19.4.1.17
19.4.1.18
19.4.1.19
19.4.1.20
19.4.1.21
19.4.1.22
19.4.1.23
19.4.1.24
Freescale Semiconductor
MPC8533E PowerQUICC III Integrated Host Processor Family Reference Manual, Rev. 1
Overview........................................................................................................................ 19-1
Global Utilities Features ................................................................................................ 19-1
External Signal Description ........................................................................................... 19-2
Memory Map/Register Definition ................................................................................. 19-3
Power Management and Block Disables ................................................................... 19-1
Accessing Current POR Configuration Settings........................................................ 19-1
Interrupt and Local Bus Signal Multiplexing ............................................................ 19-1
Clock Control............................................................................................................. 19-1
Signals Overview....................................................................................................... 19-2
Detailed Signal Descriptions ..................................................................................... 19-2
Register Descriptions................................................................................................. 19-4
POR PLL Status Register (PORPLLSR) ............................................................... 19-4
POR Boot Mode Status Register (PORBMSR)..................................................... 19-6
POR I/O Impedance Status and Control Register (PORIMPSCR) ....................... 19-7
POR Device Status Register (PORDEVSR).......................................................... 19-8
POR Debug Mode Status Register (PORDBGMSR) .......................................... 19-10
POR Device Status Register 2 (PORDEVSR2)................................................... 19-10
General-Purpose POR Configuration Register (GPPORCR) .............................. 19-11
General-Purpose I/O Control Register (GPIOCR) .............................................. 19-11
General-Purpose Output Data Register (GPOUTDR) ......................................... 19-12
General-Purpose Input Data Register (GPINDR)................................................ 19-13
Alternate Function Signal Multiplex Control Register (PMUXCR) ................... 19-13
Device Disable Register (DEVDISR) ................................................................. 19-14
Power Management Control and Status Register (POWMGTCSR).................... 19-16
Machine Check Summary Register (MCPSUMR).............................................. 19-17
Reset Request Status and Control Register (RSTRSCR) .................................... 19-18
Processor Version Register (PVR)....................................................................... 19-18
System Version Register (SVR)........................................................................... 19-19
Reset Control Register (RSTCR)......................................................................... 19-20
LBC Voltage Select Control Register (LBCVSELCR) ....................................... 19-20
DDR Calibration Status Register (DDRCSR) ..................................................... 19-21
DDR Control Driver Register (DDRCDR).......................................................... 19-21
DDR Clock Disable Register (DDRCLKDR) ..................................................... 19-22
Clock Out Control Register (CLKOCR) ............................................................. 19-23
SerDes 1 Control Register 1 (SRDS1CR1) ......................................................... 19-24
Global Functions and Debug
Global Utilities
Contents
Chapter 19
Part IV
Title
Number
Page
xli