IS42S32400D-7TL INTEGRATED SILICON SOLUTION (ISSI), IS42S32400D-7TL Datasheet - Page 46
![no-image](/images/manufacturer_photos/0/3/335/integrated_silicon_solution__issi__sml.jpg)
IS42S32400D-7TL
Manufacturer Part Number
IS42S32400D-7TL
Description
IC, SDRAM, 128MBIT, 143MHZ, TSOP-86
Manufacturer
INTEGRATED SILICON SOLUTION (ISSI)
Datasheet
1.IS42S32400D-7TL.pdf
(60 pages)
Specifications of IS42S32400D-7TL
Memory Type
DRAM - Sychronous
Access Time
7ns
Page Size
128Mbit
Ic Interface Type
Parallel
Memory Case Style
TSOP
No. Of Pins
86
Operating Temperature Range
0°C To +70°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IS42S32400D-7TL
Manufacturer:
ISSI
Quantity:
1 000
Company:
Part Number:
IS42S32400D-7TL
Manufacturer:
ISSI
Quantity:
1 000
Company:
Part Number:
IS42S32400D-7TL
Manufacturer:
ISSI
Quantity:
26
Part Number:
IS42S32400D-7TL
Manufacturer:
ISSI
Quantity:
20 000
Company:
Part Number:
IS42S32400D-7TLI-TR
Manufacturer:
ISSI
Quantity:
1 000
IS42S32400D
PRECHARGE
The PRECHARGE command (see figure) is used to deac-
tivate the open row in a particular bank or the open row in all
banks. The bank(s) will be available for a subsequent row
access some specified time (t
command is issued. Input A10 determines whether one or
all banks are to be precharged, and in the case where only
one bank is to be precharged, inputs BA0, BA1 select the
bank. When all banks are to be precharged, inputs BA0,
BA1 are treated as “Don’t Care.” Once a bank has been
precharged, it is in the idle state and must be activated prior
to any READ or WRITE commands being issued to that
bank.
POWER-DOWN
Power-down occurs if CKE is registered LOW coincident
with a NOP or COMMAND INHIBIT when no accesses are
in progress. If power-down occurs when all banks are idle,
this mode is referred to as precharge power-down; if power-
down occurs when there is a row active in either bank, this
mode is referred to as active power-down. Entering power-
down deactivates the input and output buffers, excluding
CKE, for maximum power savings while in standby. The
device may not remain in the power-down state longer than
the refresh period (64ms) since no refresh operations are
performed in this mode.
The power-down state is exited by registering a NOP or
COMMAND INHIBIT and CKE HIGH at the desired clock
edge (meeting t
POWER-DOWN
46
CKS
). See figure below.
COMMAND
CKE
CLK
All banks idle
Enter power-down mode
RP
) after the PRECHARGE
t
NOP
CKS
Input buffers gated off
less than 64ms
PRECHARGE Command
Exit power-down mode
BA0, BA1
A0-A9, A11
Integrated Silicon Solution, Inc. — www.issi.com
CKE
RAS
CAS
CLK
A10
WE
CS
≥ t
CKS
HIGH
NOP
DON'T CARE
BANK ADDRESS
BANK SELECT
ACTIVE
ALL BANKS
t
t
t
RCD
RAS
RC
03/03/09
Rev. F