ST7FLITE05Y0B6 FARNELL, ST7FLITE05Y0B6 Datasheet - Page 24
![no-image](/images/no-image-200.jpg)
ST7FLITE05Y0B6
Manufacturer Part Number
ST7FLITE05Y0B6
Description
IC, 8BIT MCU, ST7, 16MHZ, DIP-16
Manufacturer
FARNELL
Datasheet
1.ST7FLITE05Y0B6.pdf
(124 pages)
Specifications of ST7FLITE05Y0B6
Controller Family/series
ST7
No. Of I/o's
13
Ram Memory Size
128Byte
Cpu Speed
16MHz
No. Of Timers
2
Interface
SPI
Core Size
8 Bit
Program Memory Size
1.5 Kb
Peripherals
ADC, PWM, Timer
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST7FLITE05Y0B6
Manufacturer:
ST
Quantity:
20 000
ST7LITE0xY0, ST7LITESxY0
7 SUPPLY, RESET AND CLOCK MANAGEMENT
The device includes a range of utility features for
securing the application in critical situations (for
example in case of a power brown-out), and re-
ducing the number of external components.
Main features
■
■
■
7.1 INTERNAL RC OSCILLATOR ADJUSTMENT
The ST7 contains an internal RC oscillator with an
accuracy of 1% for a given device, temperature
and voltage. It must be calibrated to obtain the fre-
quency required in the application. This is done by
software writing a calibration value in the RCCR
(RC Control Register).
Whenever the microcontroller is reset, the RCCR
returns to its default value (FFh), i.e. each time the
device is reset, the calibration value must be load-
ed in the RCCR. Predefined calibration values are
stored in EEPROM for 3.0 and 5V V
ages at 25°C, as shown in the following table.
Notes:
– See “ELECTRICAL CHARACTERISTICS” on
– To improve clock stability and frequency accura-
24/124
1
page 81. for more information on the frequency
and accuracy of the RC oscillator.
cy, it is recommended to place a decoupling ca-
pacitor, typically 100nF, between the V
V
Clock Management
– 1 MHz internal RC oscillator (enabled by op-
– External Clock Input (enabled by option byte)
– PLL for multiplying the frequency by 4 or 8
Reset Sequence Manager (RSM)
System Integrity Management (SI)
– Main supply Low voltage detection (LVD) with
– Auxiliary Voltage detector (AVD) with interrupt
SS
tion byte)
(enabled by option byte)
reset generation (enabled by option byte)
capability for monitoring the main supply (en-
abled by option byte)
pins as close as possible to the ST7 device.
DD
supply volt-
DD
and
– These two bytes are systematically programmed
– RCCR0 and RCCR1 calibration values will be
Caution: If the voltage or temperature conditions
change in the application, the frequency may need
to be recalibrated.
Refer to application note AN1324 for information
on how to calibrate the RC frequency using an ex-
ternal reference signal.
7.2 PHASE LOCKED LOOP
The PLL can be used to multiply a 1MHz frequen-
cy from the RC oscillator or the external clock by 4
or 8 to obtain f
bled and the multiplication factor of 4 or 8 is select-
ed by 2 option bits.
– The x4 PLL is intended for operation with V
– The x8 PLL is intended for operation with V
Refer to
tion.
If the PLL is disabled and the RC oscillator is ena-
bled, then f
If both the RC oscillator and the PLL are disabled,
f
OSC
RCCR0
RCCR1
by ST, including on FASTROM devices. Conse-
quently, customers intending to us e FASTROM
service must not use these two bytes.
erased if the read-out protection bit is reset after
it has been set. See “Read out Protection” on
page 15.
the 2.4V to 3.3V range
the 3.3V to 5.5V range
RCCR
is driven by the external clock.
Section 15.1
OSC =
V
T
f
V
T
f
Conditions
RC
RC
A
A
DD
DD
=25°C
=25°C
OSC
=1MHz
=700KHz
=5V
=3.0V
1MHz.
of 4 or 8 MHz. The PLL is ena-
for the option byte descrip-
ST7FLITE09
1000h and
FFDEh
1001h and-
FFDFh
Address
ST7FLITE05/
ST7FLITES5
FFDEh
FFDFh
Address
DD
DD
in
in