PIC18F4585-E/ML Microchip Technology, PIC18F4585-E/ML Datasheet - Page 468

IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,LLCC,44PIN,PLASTIC

PIC18F4585-E/ML

Manufacturer Part Number
PIC18F4585-E/ML
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,LLCC,44PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F4585-E/ML

Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
25MHz
Connectivity
CAN, I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, HLVD, POR, PWM, WDT
Number Of I /o
36
Program Memory Size
48KB (24K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
3.25K x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
44-QFN
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
3.25 KB
Interface Type
I2C, SPI, EUSART
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
44
Number Of Timers
1 x 8
Operating Supply Voltage
4.2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DV164136, DM163011
Minimum Operating Temperature
- 40 C
On-chip Adc
11 bit
Height
0.88 mm
Length
8 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.2 V
Width
8 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
I3-DB18F4680 - BOARD DAUGHTER ICEPIC3
Lead Free Status / Rohs Status
 Details
PIC18F2585/2680/4585/4680
C
C Compilers
CALL ................................................................................ 376
CALLW ............................................................................. 405
Capture (CCP1 Module) ................................................... 165
Capture (ECCP1 Module) ................................................ 174
Capture/Compare/PWM (CCP1) ...................................... 163
Clock Sources .................................................................... 28
CLRF ................................................................................ 377
CLRWDT .......................................................................... 377
Code Examples
Code Protection ............................................................... 343
COMF ............................................................................... 378
DS39625C-page 466
MPLAB C18 ............................................................. 412
MPLAB C30 ............................................................. 412
Associated Registers ............................................... 168
CCP1 Pin Configuration ........................................... 165
Software Interrupt .................................................... 165
Timer1/Timer3 Mode Selection ................................ 165
ECCPR1H:ECCPR1L Registers .............................. 165
Capture Mode. See Capture.
CCP1 Mode and Timer Resources .......................... 164
CCPR1H or ECCPR1H Register ............................. 164
CCPR1L or ECCPR1L Register ............................... 164
Compare Mode. See Compare.
Interaction Between CCP1 and ECCP1
Module Configuration ............................................... 164
PWM Mode. See PWM.
Selecting the 31 kHz Source ...................................... 29
Selection Using OSCCON Register ........................... 29
16 x 16 Signed Multiply Routine .............................. 112
16 x 16 Unsigned Multiply Routine .......................... 112
8 x 8 Signed Multiply Routine .................................. 111
8 x 8 Unsigned Multiply Routine .............................. 111
Changing Between Capture Prescalers ................... 165
Changing to Configuration Mode ............................. 278
Computed GOTO Using an Offset Value ................... 64
Data EEPROM Read ............................................... 107
Data EEPROM Refresh Routine .............................. 108
Data EEPROM Write ............................................... 107
Erasing a Flash Program Memory Row ................... 100
Fast Register Stack .................................................... 64
How to Clear RAM (Bank 1) Using
Implementing a Real-Time Clock Using
Initializing PORTA .................................................... 129
Initializing PORTB .................................................... 132
Initializing PORTC .................................................... 135
Initializing PORTD .................................................... 138
Initializing PORTE .................................................... 141
Loading the SSPBUF (SSPSR) Register ................. 190
Reading a CAN Message ........................................ 293
Reading a Flash Program Memory Word .................. 99
Saving Status, WREG and
Transmitting a CAN Message Using
Transmitting a CAN Message
WIN and ICODE Bits Usage in Interrupt Service
Writing to Flash Program Memory ................... 102–103
for Timer Resources ........................................ 164
Indirect Addressing ............................................ 88
a Timer1 Interrupt Service ............................... 155
BSR Registers in RAM ..................................... 128
Banked Method ................................................ 286
Using WIN Bits ................................................. 286
Routine to Access TX/RX Buffers .................... 278
Preliminary
Comparator ...................................................................... 257
Comparator Specifications ............................................... 429
Comparator Voltage Reference ....................................... 263
Compare (CCP Module)
Compare (CCP1 Module) ................................................ 167
Compare (ECCP Module) ................................................ 174
Compare (ECCP1 Module)
Configuration Bits ............................................................ 343
Configuration Mode ......................................................... 324
Configuration Register Protection .................................... 360
Context Saving During Interrupts ..................................... 128
Conversion Considerations .............................................. 462
CPFSEQ .......................................................................... 378
CPFSGT .......................................................................... 379
CPFSLT ........................................................................... 379
Crystal Oscillator/Ceramic Resonator ................................ 23
Customer Change Notification Service ............................ 476
Customer Notification Service ......................................... 476
Customer Support ............................................................ 476
D
Data Addressing Modes .................................................... 88
Data EEPROM
Data EEPROM Memory ................................................... 105
Analog Input Connection Considerations ................ 261
Associated Registers ............................................... 261
Configuration ........................................................... 258
Effects of a Reset .................................................... 260
Interrupts ................................................................. 260
Operation ................................................................. 259
Operation During Sleep ........................................... 260
Outputs .................................................................... 259
Reference ................................................................ 259
Response Time ........................................................ 259
Accuracy and Error .................................................. 264
Associated Registers ............................................... 265
Configuring .............................................................. 263
Connection Considerations ...................................... 264
Effects of a Reset .................................................... 264
Operation During Sleep ........................................... 264
Special Event Trigger .............................................. 161
Associated Registers ............................................... 168
CCP1 Pin Configuration ........................................... 167
CCPR1 Register ...................................................... 167
Software Interrupt .................................................... 167
Special Event Trigger .............................................. 167
Timer1/Timer3 Mode Selection ................................ 167
Special Event Trigger ...................................... 174, 256
Comparing Addressing Modes with the
Direct ......................................................................... 88
Indexed Literal Offset ................................................ 91
Indirect ....................................................................... 88
Inherent and Literal .................................................... 88
Code Protection ....................................................... 360
Associated Registers ............................................... 109
EEADR and EEADRH Registers ............................. 105
EECON1 and EECON2 Registers ........................... 105
Operation During Code-Protect ............................... 108
Protection Against Spurious Write ........................... 108
Reading ................................................................... 107
Using ....................................................................... 108
Write Verify .............................................................. 107
Writing ..................................................................... 107
External Signal ................................................ 259
Internal Signal .................................................. 259
Extended Instruction Set Enabled ..................... 92
© 2007 Microchip Technology Inc.

Related parts for PIC18F4585-E/ML