IPR-XAUIPCS Altera, IPR-XAUIPCS Datasheet - Page 108
IPR-XAUIPCS
Manufacturer Part Number
IPR-XAUIPCS
Description
IP CORE Renewal Of IP-XAUIPCS
Manufacturer
Altera
Datasheet
1.IP-XAUIPCS.pdf
(120 pages)
Specifications of IPR-XAUIPCS
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Stratix IV GT, Stratix V
Features
10Gbase-R PHY IP Core, Xaui PHY IP Core, Memory-Mapped (Avalon-Mm) Interface
Core Architecture
FPGA
Core Sub-architecture
Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 108 of 120
- Download datasheet (3Mb)
10–2
Table 10–1. Comparison ALTGX Megafunction and XAUI PHY Parameters (Part 2 of 2)
Table 10–2. Correspondences between XAUI PHY Stratix IV GX and Stratix V Device Signals (Part 1 of 3)
Altera Transceiver PHY IP Core User Guide
Acceptable PPM threshold between receiver CDR VCO
and receiver input reference clock (
Analog power (Auto)
Loopback option (No loopback)
Enable static equalizer control (Off)
DC gain (0)
Receiver common mode voltage (0.82v)
Use external receiver termination (Off)
Receiver termination resistance (100 ohms)
Transmitter buffer power (1.5v)
Transmitter common mode voltage (0.65v)
Use external transmitter termination (Off)
Transmitter termination resistance (100 ohms)
VOD setting (4)
Preemphasis 1
Preemphasis pre-tap setting (0)
Preemphasis second post-tap setting (0)
Analog controls (Off)
Enable ADCE (Off)
Enable channel and transmitter PLL reconfig (Off)
Starting channel number (0)
Enable run length violation checking with run length of
(40)
Enable transmitter bit reversal (Off)
Word alignment pattern length (10)
pll_inclk
rx_cruclk
cal_blk_clk
reconfig_clk
ALTGX Parameter Name (Default Value)
Port Differences
Signal Name
st
post-tap (0)
Stratix IV GX Devices
Table 10–4
Stratix V GX/GS devices.
lists the differences between the top-level signals in Stratix IV GX and
±
1000)
1
[<n> -1:0]
1
1
Reference Clocks and Resets
Width
—Not available as parameters in
Not available as parameters in
Not available as parameters in
refclk
XAUI PHY Parameter Name
the MegaWizard interface
the MegaWizard interface
the MegaWizard interface
No longer required
Not available
Not available
Not available
Signal Name
Chapter 10: Migrating from Stratix IV to Stratix V
Stratix V Devices
December 2010 Altera Corporation
Use assignment editor to
make these assignments
Not available in 10.0
Automatically set to 0. The
Quartus II software handles
lane assignments
Use assignment editor
Comments
1
(Note 1)
Width
—
—
—
XAUI PHY
Related parts for IPR-XAUIPCS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-FFT
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: