IPR-XAUIPCS Altera, IPR-XAUIPCS Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-XAUIPCS
Manufacturer Part Number
IPR-XAUIPCS
Description
IP CORE Renewal Of IP-XAUIPCS
Manufacturer
Altera
Datasheet
1.IP-XAUIPCS.pdf
(120 pages)
Specifications of IPR-XAUIPCS
Software Application
IP CORE, Interface And Protocols, ETHERNET
Supported Families
Stratix IV GT, Stratix V
Features
10Gbase-R PHY IP Core, Xaui PHY IP Core, Memory-Mapped (Avalon-Mm) Interface
Core Architecture
FPGA
Core Sub-architecture
Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 19 of 120
- Download datasheet (3Mb)
Figure 3–1. Complete 10GBASE-R PHY Design
December 2010 Altera Corporation
To MAC
To MAC
To Embedded
Controller
72 bits @ 156.25 Mbps
72 bits @ 156.25 Mbps
The Altera 10GBASE-R PHY IP core implements the functionality described in
802.3 Clause
optical fiber at a line rate of 10.3125 Gbps. In a multi-channel implementation of
10GBASE-R, each channel of the 10GBASE-R PHY IP core operates independently.
You can instantiate multiple channels to achieve higher bandwidths. The PCS is
available in soft logic for Stratix IV GT devices; it connects to a separately instantiated
hard PMA.
Figure 3–1
In this configuration, 10GBASE-R PHY IP core includes a soft PCS and a hard PMA.
The soft PCS connects to an Ethernet MAC running at 156.25 Mbps and transmits data
to a hard 10 Gbps transceiver PMA running at 10.3125 Gbps in a Stratix IV GT device.
SDR XGMII
SDR XGMII
S
illustrates a multiple 10 GbE channel IP core in a Stratix IV GT device.
Management
49. It delivers serialized data to an optical module that drives multi-mode
Avalon-MM
Bridge
PHY
10GBase-R PHY
connections
Avalon-MM
ALTGX<0>
ALTGX<n>
M
10GBASE-R
10GBASE-R
(64b/66b)
(64b/66b)
S
PCS
PCS
S
S
S
Low Latency
Transceiver
Controller
Controller
Reconfig
10GBASE-R
10GBASE-R
10.3 Gbps
10.3 Gbps
Alt_PMA
S
Alt_PMA
S
3. 10GBASE-R PHY IP Core
Altera Transceiver PHY IP Core User Guide
10.3125 Gbps serial
10.3125 Gbps serial
To HSSI Pins
To HSSI Pins
IEEE
Related parts for IPR-XAUIPCS
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
![IPR-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-10GETHERNET
Manufacturer:
Altera
Datasheet:
![IPR-ASI](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ASI
Manufacturer:
Altera
Datasheet:
![IPR-CIC](/photos/24/19/241937/4696151_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CIC
Manufacturer:
Altera
Datasheet:
![IPR-CRC](/photos/24/19/241938/4696144_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-CRC
Manufacturer:
Altera
Datasheet:
![IPR-ED8B10B](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-ED8B10B
Manufacturer:
Altera
Datasheet:
![IPR-FFT](/photos/24/19/241939/4696152_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-FFT
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: