DS21455 Maxim Integrated Products, DS21455 Datasheet - Page 111

• Manufacturer Part Number: DS21455
• Description: Network Controller & Processor ICs Quad E1-T1-J1 Single -Chip Transceiver (S
• Manufacturer: Maxim Integrated Products

Specifications of DS21455

• Product: Framer
• Number Of Transceivers: 4
• Data Rate: 64 Kbps
• Supply Voltage (max): 3.465 V
• Supply Voltage (min): 3.135 V
• Supply Current (max): 328 mA
• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Package / Case: BGA

Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Transmit Channels 17 to 24 Code Insertion Control Bits (CH17 to CH24).
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Transmit Channels 25 to 32 Code Insertion Control Bits (CH25 to CH32).
The receive-channel idle-code enable registers (RCICE1/2/3/4) are used to determine which of the 24 T1
or 32 E1 channels from the backplane to the T1 or E1 line should be overwritten with the code placed in
the per-channel code array.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Receive Channels 1 to 8 Code Insertion Control Bits (CH1 to CH8).
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 0 to 7/Receive Channels 9 to 16 Code Insertion Control Bits (CH9 to CH16).
0 = do not insert data from the idle code array into the transmit data stream
1 = insert data from the idle code array into the transmit data stream
0 = do not insert data from the idle code array into the transmit data stream
1 = insert data from the idle code array into the transmit data stream
0 = do not insert data from the idle code array into the receive data stream
1 = insert data from the idle code array into the receive data stream
0 = do not insert data from the idle code array into the receive data stream
1 = insert data from the idle code array into the receive data stream
CH24
CH32
CH16
CH8
7
0
7
0
7
0
7
0
CH23
CH31
CH15
CH7
TCICE3
Transmit Channel Idle Code Enable Register 3
82h
TCICE4
Transmit Channel Idle Code Enable Register 4
83h
RCICE1
Receive Channel Idle Code Enable Register 1
84h
RCICE2
Receive Channel Idle Code Enable Register 2
85h
6
6
6
6
0
0
0
0
CH22
CH30
CH14
CH6
5
0
5
0
5
0
5
0
CH21
CH29
CH13
CH5
4
0
4
0
4
0
4
0
111 of 270
CH20
CH28
CH12
CH4
3
0
3
0
3
0
3
0
CH19
CH27
CH11
CH3
2
0
2
0
2
0
2
0
CH18
CH26
CH10
CH2
1
0
1
0
1
0
1
0
CH17
CH25
CH1
CH9
0
0
0
0
0
0
0
0