DS21455 Maxim Integrated Products, DS21455 Datasheet - Page 190

no-image

DS21455

Manufacturer Part Number
DS21455
Description
Network Controller & Processor ICs Quad E1-T1-J1 Single -Chip Transceiver (S
Manufacturer
Maxim Integrated Products
Datasheets

Specifications of DS21455

Product
Framer
Number Of Transceivers
4
Data Rate
64 Kbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
328 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
BGA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21455
Manufacturer:
DS
Quantity:
29
Part Number:
DS21455
Manufacturer:
MIRA
Quantity:
83
Part Number:
DS21455
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21455+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS21455+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455N
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455N+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS21455N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 0/BERT in Synchronization Condition (BSYNC). Will be set when the incoming pattern matches for 32 consecutive bit
positions. Refer to BSYNC in INFO2 register for a real-time version of this bit.
Bit 1/BERT Receive Loss Of Synchronization Condition (BRLOS). A latched bit that is set whenever the receive BERT
begins searching for a pattern. The BERT will lose sync after receiving six errored bits out of 63 bits. Synchronization is lost
when six errors are received in 63 bits. Once synchronization is achieved, this bit will remain set until read.
Bit 2/BERT Receive All Zeros Condition (BRA0). A latched bit that is set when 32 consecutive zeros are received. Allowed
to be cleared once a one is received.
Bit 3/BERT Receive All Ones Condition (BRA1). A latched bit that is set when 32 consecutive ones are received. Allowed
to be cleared once a zero is received.
Bit 4/BERT Error Counter Overflow (BECO) Event (BECO). A latched bit that is set when the 24-bit BERT error counter
(BEC) overflows. Cleared when read and will not be set again until another overflow occurs.
Bit 5/BERT Bit Counter Overflow Event (BBCO). A latched bit that is set when the 32-bit BERT bit counter (BBC)
overflows. Cleared when read and will not be set again until another overflow occurs.
Bit 6/BERT Bit Error Detected (BED) Event (BBED). A latched bit that is set when a bit error is detected. The receive
BERT must be in synchronization for it detect bit errors. Cleared when read.
7
0
BBED
SR9
Status Register 9
26h
6
0
BBCO
5
0
BEC0
4
0
190 of 270
BRA1
3
0
BRA0
2
0
BRLOS
1
0
BSYNC
0
0

Related parts for DS21455