DS3112N+W Maxim Integrated Products, DS3112N+W Datasheet - Page 20

no-image

DS3112N+W

Manufacturer Part Number
DS3112N+W
Description
Network Controller & Processor ICs M13-E13-G.747 Mux an d T3-E3 Framer T3-E3
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS3112N+W

Product
Framer
Number Of Transceivers
1
Data Rate
44.736 Mbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
150 mA
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Package / Case
BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Signal Name:
Signal Description:
Signal Type:
This signal is an open-drain output that will be forced low if one or more unmasked interrupt sources
within the device is active. The signal will remain low until either the interrupt is serviced or masked.
Signal Name:
Signal Description:
Signal Type:
This active low signal must be asserted for the device to accept a read or write command from an external
host.
Signal Name:
Signal Description:
Signal Type:
This input signal controls a latch that exists on the CA0 to CA7 inputs. When CALE is high, the latch is
transparent. The falling edge of CALE causes the latch to sample and hold the CA0 to CA7 inputs. In
nonmultiplexed bus applications, CALE should be tied high. In multiplexed bus applications, CA[7:0]
should be tied to CD[7:0] and the falling edge of CALE will latch the address.
CINT
CPU Bus Interrupt
Output (Open Drain)
CCS
CPU Bus Chip Select
Input
CALE
CPU Bus Address Latch Enable
Input
20 of 133
DS3112

Related parts for DS3112N+W