LAN9303I-ABZJ SMSC, LAN9303I-ABZJ Datasheet - Page 75
LAN9303I-ABZJ
Manufacturer Part Number
LAN9303I-ABZJ
Description
Ethernet ICs 3 Port 0/100 Ether Switch MII/RMII/Turb
Manufacturer
SMSC
Datasheet
1.LAN9303-ABZJ.pdf
(367 pages)
Specifications of LAN9303I-ABZJ
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9303I-ABZJ
Manufacturer:
Standard
Quantity:
1 955
Company:
Part Number:
LAN9303I-ABZJ
Manufacturer:
SMSC10
Quantity:
510
Part Number:
LAN9303I-ABZJ
Manufacturer:
SMSC
Quantity:
20 000
- Current page: 75 of 367
- Download datasheet (4Mb)
Small Form Factor Three Port 10/100 Managed Ethernet Switch with Single MII/RMII/Turbo MII
Datasheet
SMSC LAN9303/LAN9303i
6.4.6
01 - Blocking
01 - Listening
10 - Learning
00 - Forwarding
Port State
Ingress Flow Metering and Coloring
Hardware ingress rate limiting is supported by metering packet streams and marking packets as either
Green, Yellow, or Red according to three traffic parameters: Committed Information Rate (CIR),
Committed Burst Size (CBS), and Excess Burst Size (EBS). A packet is marked Green if it does not
exceed the CBS, Yellow if it exceeds to CBS but not the EBS, or Red otherwise.
Ingress flow metering and coloring is enabled via the
Ingress Rate Configuration Register
packet is classified into a stream. Streams are defined as per port (3 streams), per priority (8 streams),
or per port & priority (24 streams) as selected via the
Rate Configuration Register
setting. All streams share common CBS and EBS settings. CIR, CBS, and EBS are programmed via
the
Ingress Rate Write Data Register
Each stream is metered according to RFC 2697. At the rate set by the CIR, two token buckets are
credited per stream. First, the Committed Burst bucket is incremented up to the maximum set by the
CBS. Once the Committed Burst bucket is full, the Excess Burst bucket is incremented up to the
maximum set by the EBS. The CIR rate is specified in time per byte. The value programmed is in
Switch Engine Ingress Rate Command Register (SWE_INGRSS_RATE_CMD)
Received packets on the port are
discarded unless overridden.
Transmissions to the port are blocked
unless overridden.
Learning on the port is disabled.
Received packets on the port are
discarded unless overridden.
Transmissions to the port are blocked
unless overridden.
Learning on the port is disabled.
Received packets on the port are
discarded unless overridden.
Transmissions to the port are blocked
unless overridden.
Learning on the port is enabled.
Received packets on the port are
forwarded normally.
Transmissions to the port are sent
normally.
Learning on the port is enabled.
Hardware Action
Table 6.2 Spanning Tree States (continued)
(SWE_INGRSS_RATE_CFG). Each stream can have a different CIR
(SWE_INGRSS_RATE_WR_DATA).
DATASHEET
(SWE_INGRSS_RATE_CFG). Once enabled, each incoming
75
The MAC Address Table should be programmed
with entries that the host CPU needs to receive
(e.g. the BPDU address). The static and override
bits should be set.
The host CPU may send packets to the port in this
state. Only packets with STP override will be
transmitted.
Note:
The MAC Address Table should be programmed
with entries that the host CPU needs to receive
(e.g. the BPDU address). The static and override
bits should be set.
The host CPU may send packets to the port in this
state. Only packets with STP override will be
transmitted.
The MAC Address Table should be programmed
with entries that the host CPU needs to receive
(e.g. the BPDU address). The static and override
bits should be set.
The host CPU may send packets to the port in this
state. Only packets with STP override will be
transmitted.
The MAC Address Table should be programmed
with entries that the host CPU needs to receive
(e.g. the BPDU address). The static and override
bits should be set.
The host CPU may send packets to the port in this
state.
Ingress Rate Enable
Rate Mode
There is no hardware distinction between
the Blocking and Listening states.
Software Action
bits in the
bit in the
Switch Engine Ingress
Revision 1.4 (07-07-10)
and
Switch Engine
Switch Engine
Related parts for LAN9303I-ABZJ
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Small Form Factor Three Port 10/100 Managed Ethernet Switch with Single MII/RMII/Turbo MII
Manufacturer:
SMSC [SMSC Corporation]
Datasheet:
Part Number:
Description:
IC ETHER SW 3PORT 16BIT 56QFN
Manufacturer:
SMSC
Datasheet:
Part Number:
Description:
FAST ETHERNET PHYSICAL LAYER DEVICE
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
357-036-542-201 CARDEDGE 36POS DL .156 BLK LOPRO
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
4-PORT USB2.0 HUB CONTROLLER
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
FDC37C672ENHANCED SUPER I/O CONTROLLER WITH FAST IR
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
COM90C66LJPARCNET Controller/Transceiver with AT Interface and On-Chip RAM
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
SMSC Corporation
Datasheet: