TDA9109 STMicroelectronics, TDA9109 Datasheet - Page 19

• Manufacturer Part Number: TDA9109
• Description: Multimedia Misc DISC BY STM 11/99
• Manufacturer: STMicroelectronics
• Type: Low Cost Deflection Processorr

Specifications of TDA9109

• Maximum Operating Temperature: + 70 C
• Minimum Operating Temperature: 0 C
• Mounting Style: Through Hole
• Package / Case: SPDIP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

OPERATING DESCRIPTION (continued)
The sync frequency must always be higher than the
free running frequency. For example, when using a
sync range between 24kHz and 100kHz, the sug-
gested free running frequency is 23kHz.
Another feature is the capability for the MCU to
force the horizontal frequency through I
or 3xf0 (for burn-in mode or safety requirements).
In this case, the inhibition switch is opened, leaving
PLL1 free, but the voltage on PLL1 filter is forced
to 2.66V (for 2xf0) or 4.0V (for 3xf0).
PLL1 ensures the coincidence between the leading
edge of the sync signal and a phase reference
obtained by comparison between the sawtooth of
the VCO and an internal DC voltage which is I
adjustable between 2.8V and 4.0V (corresponding
to
Figure 10 : PLL1 Timing Diagram
The TDA9109/S also includes a Lock/Unlock iden-
tification block which senses in real time whether
PLL1 is locked or not on the incoming horizontal
sync signal. The resulting information is available
on HLOCKOUT (see Sync Processor).
When PLL1 is unlocked, it forces HLOCKOUT to
high level.
The lock/unlock information is also available
through the I
Phase REF1 is obtained by comparison between the sawtooth and
a DC voltage adjustable between 2.8V and 4.0V. The PLL1 en-
sures the exact coincidence between the signal phase REF and
HSYNC. A
H Osc
Sawtooth
Phase REF1
H Synchro
10%) (see Figure 10).
T
H
/10 phase adjustment is possible.
2
7/8T
C read.
H
1/8T
H
2.8V < Vb < 4.0V
6.4V
1.6V
Vb
2
C to 2xf0
2
C
II.3 - PLL2
PLL2 ensures a constant position of the shaped
flyback signal in comparison with the sawtooth of
the VCO, taking into account the saturation time Ts
(see Figure 11).
Figure 11 : PLL2 Timing Diagram
The phase comparator of PLL2 (phase type com-
parator) is followed by a charge pump (typical
output current : 0.5mA).
The flyback input consists of an NPN transistor.
This input must be current driven. The maxi-
mum recommended input current is 5mA
(see Figure 12).
The duty cycle is adjustable through I
to 60%. For start-up safe operation, the initial duty
cycle (after power-on reset) is 60% in order to avoid
having a too long conduction period of the horizon-
tal scanning transistor.
The maximum storage time (Ts Max.) is (0.44T
T
means that Ts max is around 34% of T
The duty cycle of H-drive is adjustable between 30% and 60%.
FLY
Flyback
Internally
Shaped Flyback
H Drive
/2). Typically, T
H Osc
Sawtooth
Ts
Duty Cycle
7/8T
FLY
H
/T
H
is around 20% which
1/8T
H
TDA9109/S
2
C from 30%
H
.
6.4V
4.0V
1.6V
19/30
H
-