PI7C21P100BEVB Pericom Semiconductor, PI7C21P100BEVB Datasheet - Page 8

no-image

PI7C21P100BEVB

Manufacturer Part Number
PI7C21P100BEVB
Description
MCU, MPU & DSP Development Tools 3 Port PCI Bridge Eval Brd
Manufacturer
Pericom Semiconductor
Datasheets
1.PI7C21P100BEVB.pdf (77 pages)
2.PI7C21P100BEVB.pdf (79 pages)

Specifications of PI7C21P100BEVB

Lead Free Status / RoHS Status
Not Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Not Compliant
LIST OF TABLES
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
LIST OF FIGURES
F
F
IGURE
IGURE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
ABLE
3-1 PIN LIST 304-PIN PBGA .......................................................................................................... 19
4-1 PCI AND PCI-X TRANSACTIONS.......................................................................................... 22
4-2 WRITE TRANSACTION FORWARDING............................................................................... 23
4-3 READ TRANSACTIN HANDLING ......................................................................................... 25
4-4 DEVICE NUMBER TO IDSEL ................................................................................................. 31
5-1 SUMMARY OF TRANSACTION ORDERING IN PCI MODE .............................................. 33
5-2 SUMMARY OF TRANSACTION ORDERING IN PCI-X MODE.......................................... 33
6-1 PROGRAMMABLE PULL-UP CIRCUIT ................................................................................ 35
6-2 DRIVER IMPEDANCE SELECTION ...................................................................................... 36
7-1 DELAY TIMES FOR DE-ASSERTION OF S_RST# ............................................................... 38
7-2 DE-ASSERTION OF S_RST# ................................................................................................... 38
8-1 CONFIGURATION SPACE MAP ............................................................................................ 41
9-1 JTAG BOUNDARY SCAN REGISTER ................................................................................... 66
10-1 AC TIMING SPECIFICATIONS PCI-X MODE..................................................................... 75
10-2 AC TIMING SPECIFICATIONS CONVENTIONAL PCI MODE......................................... 75
10-1 PCI SIGNAL TIMING MEASUREMENTS .......................................................................... 74
11-1 PACKAGE DIAGRAM 31 X 31
MM
Page 8 of 77
304-PIN HPBGA.......................................................... 76
ADVANCE INFORMATION
July 5, 2005 Revision 1.07
2-PORT PCI-X BRIDGE
PI7C21P100