LMP90100MHE National Semiconductor, LMP90100MHE Datasheet - Page 56

no-image

LMP90100MHE

Manufacturer Part Number
LMP90100MHE
Description
AFE, SENSOR, 28TSSOP
Manufacturer
National Semiconductor
Datasheet

Specifications of LMP90100MHE

Brief Features
24bit Low Power Sigma Delta ADC, Automatic Channel Sequencer
Supply Voltage Range
2.7V To 5.5V
Operating Temperature Range
-40°C To +105°C
Digital Ic Case Style
TSSOP
No. Of Pins
28
Base
RoHS Compliant
Ic Function
Multi-Channel, Low Power 24-bit Sensor AFE
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMP90100MHE/NOPB
Manufacturer:
TI
Quantity:
3 000
www.national.com
DATA_ONLY_2: Data Only Read Control 2 (Address 0x0A)
SPI_DRDYBCN: SPI Data Ready Bar Control (Address 0x11 )
SPI_CRC_CN: CRC Control (Address 0x13 )
[7:3] Reserved
[2:0]
[6:4] Reserved
[2:0] Reserved
[7:5] Reserved
[1:0] Reserved
Bit Bit Symbol
Bit Bit Symbol
Bit Bit Symbol
7
5
3
4
3
2
DATA_ONLY_SZ
SPI_DRDYB_D6
DIS_DRDYB_QLFN
FGA_BGCAL
EN_CRC
DIS_CRC_RST
DRDYB_AFT_CRC
Bit Description
-
Number of bytes to be read out in Data Only mode. A value of 0x0 means read one byte
and 0x7 means read 8 bytes.
Default: 0x2
Bit Description
Enable DRDYB on D6
0 (default): D6 is a GPIO
1: D6 = drdyb signal
-
Enable DRDYB on D6
0 (default): Enter Data-Only mode when both DRDYB and CSB are asserted
1: Enter Data-Only mode when CSB is asserted
Gain background calibration
0 (default): Correct FGA gain error. This is useful only if the device is operating in Bg-
calMode2 and ScanMode2 or ScanMode3.
1: Correct FGA gain error using the last known coefficients.
Default - 0x3 (do not change this value)
Bit Description
-
Enable CRC
0 (default): Disable CRC
1: Enable CRC
0: CRC is not reinitialized at the end of the data only transaction. This way, CRC checking
can be extended to include any ADC_DOUT that follows the data only read transaction. It
could also include ADC_DOUT of subsequent data only read transactions.
1 (default): CRC is reinitialized at the end of the data only read transaction.
DRDYB After CRC
0 (default): DRDYB is deasserted (active high) after ADC_DOUTL is read.
1: DRDYB is deasserted after SPI_CRC_DAT (which follows ADC_DOUTL), is read.
-
56

Related parts for LMP90100MHE