ISP1504A1ETTM STEricsson, ISP1504A1ETTM Datasheet - Page 27

no-image

ISP1504A1ETTM

Manufacturer Part Number
ISP1504A1ETTM
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1504A1ETTM

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1504A1ETTM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1504A1ETTM
Manufacturer:
ST
0
Table 11.
Table 12.
DP_PULLDOWN = 0.
[1]
CD00222688
Product data sheet
DATA
1 to 0
3 to 2
5 to 4
6
7
Mode
XCVRSELECT[1:0]
TERMSELECT
LINESTATE[1:0]
Fig 9.
!squelch indicates inactive squelch. !HS_Differential_Receiver_Output indicates inactive HS_Differential_Receiver_Output.
DATA [ 7:0 ]
Name
LINESTATE LINESTATE signals: For a definition of LINESTATE, see
V
RxEvent
ID
ALT_INT
Single and back-to-back RXCMDs from the ISP1504x1 to the link
CLOCK
BUS
RXCMD byte format
LINESTATE[1:0] encoding for upstream facing ports: peripheral
NXT
STP
DIR
9.5.2.1 Linestate encoding
state
[1]
00
01
10
11
By default, this signal is not used and is not needed in typical designs. Optionally, the link can
Description and value
DATA0 — LINESTATE[0]
DATA1 — LINESTATE[1]
Encoded V
Encoded USB event signals: For an explanation of RxEvent, see
Set to the value of the ID pin.
enable the BVALID_RISE and/or BVALID_FALL bits in the Power Control register. Corresponding
changes in BVALID will cause an RXCMD to be sent to the link with the ALT_INT bit asserted.
LINESTATE[1:0] reflects the current state of DP and DM. Whenever the ISP1504x1
detects a change in DP or DM, an RXCMD will be sent to the link with the new
LINESTATE[1:0] value. The value given on LINESTATE[1:0] depends on the setting of
various registers.
ports, which applies to peripherals.
downstream facing ports, which applies to Host Controllers. Dual-role devices must
choose the correct table, depending on whether it is in peripheral or host mode.
turnaround
Full-speed
01, 11
1
SE0
FS-J
FS-K
SE1
BUS
voltage state: For an explanation of the V
Single RXCMD
RXCMD
Table 12
High-speed
00
0
squelch
!squelch
invalid
invalid
Rev. 04 — 20 May 2010
turnaround
shows the LINESTATE[1:0] encoding for upstream facing
Table 13
Chirp
00
1
squelch
!squelch and HS_Differential_Receiver_Output
!squelch and !HS_Differential_Receiver_Output
invalid
ISP1504A1; ISP1504C1
turnaround
shows the LINESTATE[1:0] encoding for
Section
BUS
Back-to-back RXCMDs
RXCMD
state, see
ULPI HS USB OTG transceiver
9.5.2.1.
Section
RXCMD
Section
9.5.2.4.
© ST-ERICSSON 2010. All rights reserved.
turnaround
9.5.2.2.
004aaa695
27 of 78

Related parts for ISP1504A1ETTM