MT41J256M8HX-15E:D Micron Technology Inc, MT41J256M8HX-15E:D Datasheet - Page 143
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT41J256M8HX-15E:D
Manufacturer Part Number
MT41J256M8HX-15E:D
Description
MICMT41J256M8HX-15E:D 2GB:X4,X8,X16 DDR3
Manufacturer
Micron Technology Inc
Type
DDR3 SDRAMr
Series
-r
Specifications of MT41J256M8HX-15E:D
Organization
256Mx8
Address Bus
18b
Maximum Clock Rate
1.333GHz
Operating Supply Voltage (typ)
1.5V
Package Type
FBGA
Operating Temp Range
0C to 95C
Operating Supply Voltage (max)
1.575V
Operating Supply Voltage (min)
1.425V
Supply Current
165mA
Pin Count
78
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Format - Memory
RAM
Memory Type
DDR3 SDRAM
Memory Size
2G (256M x 8)
Speed
667MHz
Interface
Parallel
Voltage - Supply
1.425 V ~ 1.575 V
Operating Temperature
0°C ~ 95°C
Package / Case
78-TFBGA
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
SAMSUNG
Quantity:
1 001
Company:
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON
Quantity:
11 200
Company:
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON21
Quantity:
1 684
Company:
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT41J256M8HX-15E:D
Manufacturer:
MICRON/美光
Quantity:
20 000
Company:
Part Number:
MT41J256M8HX-15E:D TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
SRT vs. ASR
DYNAMIC ODT
PDF: 09005aef826aaadc
2Gb_DDR3_SDRAM.pdf – Rev. K 04/10 EN
If the normal case temperature limit of 85°C is not exceeded, then neither SRT nor ASR
is required, and both can be disabled throughout operation. However, if the extended
temperature option of +95°C is needed, the user is required to provide a 2X refresh rate
during (manual) refresh and to enable either the SRT or the ASR to ensure self refresh is
performed at the 2X rate.
SRT forces the DRAM to switch the internal self refresh rate from 1X to 2X. Self refresh is
performed at the 2X refresh rate regardless of the case temperature.
ASR automatically switches the DRAM’s internal self refresh rate from 1X to 2X. Howev-
er, while in self refresh mode, ASR enables the refresh rate to automatically adjust
between 1X to 2X over the supported temperature range. One other disadvantage with
ASR is the DRAM cannot always switch from a 1X to a 2X refresh rate at an exact case
temperature of +85°C. Although the DRAM will support data integrity when it switches
from a 1X to a 2X refresh rate, it may switch at a lower temperature than +85°C.
Since only one mode is neccesary, SRT and ASR cannot be enabled at the same time.
The dynamic ODT (R
when a value is selected. This new DDR3 SDRAM feature enables the ODT termination
value to change without issuing an MRS command, essentially changing the ODT termi-
nation on-the-fly.
With dynamic ODT (R
to dynamic ODT (R
back to ODT (R
R
namic ODT (R
and
Dynamic ODT is only applicable during WRITE cycles. If ODT (R
namic ODT (R
one other. Dynamic ODT is not available during write leveling mode, regardless of the
state of ODT (R
tion (ODT) (page 189).
TT,nom
t
ADC.
value will be High-Z. Special timing parameters must be adhered to when dy-
TT(WR)
TT(WR)
TT,nom
TT,nom
TT(WR)
) is enabled: ODTLcnw, ODTLcnw4, ODTLcnw8, ODTH4, ODTH8,
) is still permitted. R
TT(WR)
) at the completion of the WRITE burst. If R
). For details on dynamic ODT operation, refer to On-Die Termina-
TT(WR)
) when beginning a WRITE burst and subsequently switches
) feature is defined by MR2[10, 9]. Dynamic ODT is enabled
) enabled, the DRAM switches from normal ODT (R
143
Micron Technology, Inc. reserves the right to change products or specifications without notice.
TT,nom
2Gb: x4, x8, x16 DDR3 SDRAM
and R
TT(WR)
Mode Register 2 (MR2)
can be used independent of
© 2006 Micron Technology, Inc. All rights reserved.
TT,nom
TT,nom
) is disabled, dy-
is disabled, the
TT,nom
)