ISP1181ADGG STEricsson, ISP1181ADGG Datasheet - Page 44
![no-image](/images/manufacturer_photos/0/6/636/stericsson_sml.jpg)
ISP1181ADGG
Manufacturer Part Number
ISP1181ADGG
Description
Manufacturer
STEricsson
Datasheet
1.ISP1181ADGG.pdf
(71 pages)
Specifications of ISP1181ADGG
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1181ADGG
Manufacturer:
EBM
Quantity:
2 000
Part Number:
ISP1181ADGG
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
14. Power supply
15. Crystal oscillator and LazyClock
9397 750 13959
Product data
Fig 9. ISP1181A with a 4.0 V to 5.5 V supply.
ISP1181A
V reg(3.3)
V CC(3.3)
V CC
V ref
The ISP1181A is powered from a single supply voltage, ranging from 4.0 V to 5.5 V.
An integrated voltage regulator provides a 3.3 V supply voltage for the internal logic
and the USB transceiver. This voltage is available at pin V
external pull-up resistor on USB connection D . See
The ISP1181A can also be operated from a 3.0 V to 3.6 V supply, as shown in
Figure
be connected to V
The ISP1181A has a crystal oscillator designed for a 6 MHz parallel-resonant crystal
(fundamental). A typical circuit is shown in
signal of 6 MHz can be applied to input XTAL1, while leaving output XTAL2 open.
The 6 MHz oscillator frequency is multiplied to 48 MHz by an internal PLL. This
frequency is used to generate a programmable clock output signal at pin CLKOUT,
ranging from 3 MHz to 48 MHz.
In ‘suspend’ state the normal CLKOUT signal is not available, because the crystal
oscillator and the PLL are switched off to save power. Instead, the CLKOUT signal
can be switched to the LazyClock frequency of 100 kHz
The oscillator operation and the CLKOUT frequency are controlled via the Hardware
Configuration Register, as shown in
004aaa026
•
•
•
Fig 11. Typical oscillator circuit.
CLKRUN switches the oscillator on and off
CLKDIV[3:0] is the division factor determining the normal CLKOUT frequency
NOLAZY controls the LazyClock signal output during ‘suspend’ state.
10. In this case, the internal voltage regulator is disabled and pin V
4.0 V to 5.5 V
Rev. 05 — 08 December 2004
CC
.
ISP1181A
Fig 10. ISP1181A with a 3.0 V to 3.6 V supply.
CLKOUT
XTAL2
XTAL1
Figure
6 MHz
Figure
12. The following bits are involved:
ISP1181A
18 pF
18 pF
Full-speed USB peripheral controller
V reg(3.3)
V CC(3.3)
V CC
11. Alternatively, an external clock
V ref
004aaa028
Figure
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
reg(3.3)
50 %.
9.
004aaa027
3.0 V to 3.6 V
ISP1181A
for connecting an
reg(3.3)
43 of 70
must