5962-9314402MUA QP SEMICONDUCTOR, 5962-9314402MUA Datasheet - Page 11

no-image

5962-9314402MUA

Manufacturer Part Number
5962-9314402MUA
Description
Manufacturer
QP SEMICONDUCTOR
Datasheet

Specifications of 5962-9314402MUA

Lead Free Status / RoHS Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5962-9314402MUA
Manufacturer:
CY
Quantity:
190
Part Number:
5962-9314402MUA
Manufacturer:
ALTERA
Quantity:
864
DSCC FORM 2234
APR 97
1/ These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
2/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the
3/ For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 1
4/ May not be tested but shall be guaranteed to the limits specified in table I.
5/ Measured with device programmed as a 16-bit counter in each LAB.
6/ AC tests are performed with input rise and fall times of 6 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to
7/ This specification is a measure of the delay from input signal applied to a dedicated input to combinatorial output on any
Asynchronous clock input low
Asynchronous clock to local
External asynchronous clock
External feedback maximum
frequency in asynchronous mode
1/(t
Maximum internal asynchronous
Data path maximum frequency in
Maximum asynchronous register
Output data stable time from
time 2/ 7/ 20/
feedback input 4/ 21/
period (1/f
asynchronous mode 4/ 24/
toggle frequency 1/(t
t
asynchronous clock input
4/ 26/
frequency 4/ 23/
AWL
limits specified in table I.
second.
3.0 V, and the output loads on figure 4.
output pin. This delay assumes no expander terms are used to form the logic function.
When this note is applied to any parameter specification it indicates that the signal (data, asynchronous clock, asynchronous
clear, and/or asynchronous preset) is applied to a dedicated input only and no signal path (either clock or data) employs
expander logic.
If an input signal is applied to an I/O pin, an additional delay equal to t
dedicated input. If expanders are used, add the maximum expander delay t
without expanders.
ACO1
) 4/ 25/
DEFENSE SUPPLY CENTER COLUMBUS
+ t
AS1
MAXA4
MICROCIRCUIT DRAWING
COLUMBUS, OHIO 43218-3990
) 4/ 22/
Test
) 4/
STANDARD
AWH
+
TABLE I. Electrical performance characteristics - Continued.
Symbol
t
t
t
f
f
f
f
t
AWL
ACF
AP
MAXA1
MAXA2
MAXA3
MAXA4
AOH
See figures 4 (circuit A)
and 5
unless otherwise specified
-55°C ≤ T
4.5 V ≤ V
Conditions
C
6/
CC
≤ +125°C
≤ 5.5 V
SIZE
A
PIA
should be added to the comparable delay for a
9,10,11
EXP
subgroups
Group A
REVISION LEVEL
to the overall delay for the comparable delay
B
Device
01
02
01
02
01
02
01
02
01
02
01
02
01
02
All
type
14
11
30
25
23
27
33.3
40
28.5
33.3
33.3
40
15
Min
Limit
SHEET
5962-93144
22
18
Max
11
ns
MHz
ns
Unit

Related parts for 5962-9314402MUA